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Abstract
The objective of this thesis is to develop design and characterisation techniques for 
analysing parametric deviation effects in large scale analogue circuits.
A general overview of issues involved in testing digital, analogue and mixed-signal cir­
cuits is presented. The different testing techniques are examined concerning their potential 
for diagnosing parametric deviations in analogue circuits.
The Self Test procedure originally devised for diagnosis of small discrete circuits is 
combined with a hierarchical modelling strategy which results in the development of a novel 
Hierarchical Fault Diagnosis Algorithm (HFDA). Due to its low requirements concerning 
computing time and measurement nodes, the HFDA can be used to diagnose large analogue 
integrated circuits during characterisation.
Symbolic analysis methods for analogue circuits are studied to evaluate their appli­
cability to sensitivity and tolerance analysis of large scale networks. The hierarchical 
Sequence Of Expressions (SOE) approach is appropriate to reduce the inherent computa­
tional complexity.
Two novel SOE sensitivity analysis techniques are introduced. The techniques have the 
benefit of significantly accelerated calculation combined with an all-parameter sensitivity 
analysis. This makes the methods best suited in the application to parametric optimization 
of large scale analogue circuits during the design process.
The SOE approach is then used to develop an efficient tolerance analysis method. Sta­
tistical examinations are traditionally based on the Monte Carlo technique which has the 
disadvantage of being slow and limited for large scale circuits. Introduced by Glesner, the 
Quantile Arithmetic speeds up the tolerance investigations but shows a lack of accuracy. 
By deriving a Modified Quantile Arithmetic (MQA) the precision of tolerance analysis is 
significantly improved and calculations are further accelerated. The experimental results 
indicate that MQA runs typically 20 times faster than the Monte Carlo analysis and yields 
in most cases similar results.
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Chapter 1
Introduction
Advances in process technology nowadays allow the realization of complex integrated cir­
cuits (ICs). Application-specific ICs (ASICs) have moved towards the integration of com­
plete systems which include both digital and analogue parts on a single chip. These mixed- 
signal very large scale integration (VLSI) chips require computer-aided design (CAD) tools 
which help the designer to handle rising circuit complexity and thereby reduce design time 
and cost.
In the digital domain, there exist numerous efficient simulators supporting the designer 
in verifying their circuits. Simulations can be performed at different levels of hierarchy 
allowing the analysis of very complex networks. This development was encouraged by 
the definition of high level hardware description languages such as VHDL (Very high 
speed integrated circuit Hardware Description Language). The abstract circuit description 
within VHDL is not only useful for fast behavioural level simulation but also provides the 
possibility for a complete digital silicon compilation.
The situation in the analogue domain is totally different. Analogue simulation is 
potentially much more involved than digital simulation. This is mainly caused by the 
continuous nature of analogue signals and the diversity of analogue behaviour. Analysis
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is mostly carried out at the transistor level of description which makes simulation slow 
and cumbersome. Currently, effort is put into the definition of an analogue/mixed-signal 
hardware description language to alleviate high level simulation of large analogue systems. 
However, due to the complexity of analogue behaviour and loose form of hierarchy it is 
very difficult to automate parts of the analogue design process and provide CAD tool 
support. As a consequence, analogue design is mostly performed manually which is time 
consuming and error prone.
A further challenge of analogue design is that parameter tolerances play a much more 
important role for the circuit behaviour than in the digital domain. The tolerances associ­
ated with all manufactured components cause performance variations of the mass-produced 
analogue circuits, sometimes to the extent that the specification of the customer will be 
violated. As the specifications of high performance applications become more aggressive 
and the IC structures are scaled down, the consideration of parametric variations during 
the design process turns out to be very important.
Tolerance analysis helps the designer tackle the parameter variation challenge by pre­
dicting the performance spreads of the circuit. This information can be used for yield 
estimation before fabrication is started. Yield is an important factor for product cost 
assessment and economic planning. Moreover, if the estimated yield turns out to be un- 
acceptably low, the results of tolerance analysis are useful for optimizing the circuit with 
respect to reduced performance variations (tolerance design).
Unfortunately, traditional approaches to tolerance analysis are either very time-con­
suming or inaccurate. This situation is aggravated by increasing IC complexity which 
makes tolerance analysis more and more involved. In the case of large scale analogue 
systems where a single simulation may run hours or even days, performing a Monte Carlo 
analysis, for example, is clearly prohibitive. Consequently, tolerance considerations are
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typically accomplished ad hoc by assuming boundary conditions based on the designer’s 
experience. This process however, is extremely failure prone and critical.
As a result of the situation described above the product behaviour may be suspect when 
the chip is passed on to fabrication and test. The economic consequences of parametrically 
critical designs are manifold. Based on the experience of the author in the design and test 
departments of Bosch Microelectronics these consequences may be summarized as follows.
• low yield: devices which are not in accordance with customer’s specification can 
not be sold and increase the cost of the product and decrease profit.
• high te s t cost: marginal and parametrically critical designs typically require a 
large amount of additional specification driven testing under many possible situa­
tions in order to guarantee the quality of the product. For automotive applications, 
for example, critical designs need to be tested under many different environmental 
conditions, e.g. different temperatures, resulting in production test programs which 
run much longer than in the case of uncritical designs.
• risk  for quality : even when many specification tests are applied, it is possible that 
marginal behaviour remains unobserved during testing until discovered in the field. 
In the case where devices exhibit a non-linear temperature dependency, for example, 
it is difficult or even impossible to define the most critical temperatures for test. 
This causes a quality risk.
• increased tim e  to  m arket: when parametric problems are discovered during char­
acterisation (or even later on), a redesign becomes necessary in many cases in order 
to increase yield and guarantee quality. A redesign causes a further loop through the 
design-, layout- and mask development process which severely affects time to mar­
ket. This delay cannot be accepted in most applications where the time to market
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is critical for profit.
• the situation described in the previous item is aggravated by the difficulty to find the 
reason for a paramteric problem during characterisation. This is mainly due to the 
low accessibility to circuit nodes of analogue ICs which makes the localization and 
diagnosis of the responsible circuit block and/or parameter cumbersome. Moreover, 
the complexity of large scale analogue circuits often requires several loops of redesigns 
before a problem is fixed which may cause a delay of several months.
This summary shows a strong need for tool support which helps the designer in
1. tolerance analysis to make their design robust against the unavoidable parametric 
variations of the manufacturing process.
2. test point selection and parametric fault diagnosis in order to fix parametric problems 
as fast as possible.
Despite this strong need, the current methods available are impractical for today’s large 
scale analogue circuits, mostly due to their huge computing time requirements.
The main goal of this thesis is to propose and investigate techniques for effective 
tolerance analysis of analogue circuits. An important focus of this work is mainly to 
reduce the computational expense of the methods such that they become usable during 
the design process for large scale analogue networks.
In addition, a method for the diagnosis of parametric deviations in analogue ICs is 
examined. This method helps the designer to define suitable test points and alleviates the 
localization of parametric design problems during characterisation.
The layout of the thesis is as follows.
Diagnosis of parametric deviations is strongly related to test issues. For this reason, 
Chapter 2 presents an overview of testing digital, analogue and mixed-signal circuits. The
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role of fault modelling within test preparation and evaluation is highlighted. Emphasis 
is drawn to the various techniques of analogue fault modelling and testing and to the 
difficulties related to analogue test. Based on the review of this Chapter, a method is 
chosen which can be developed for parametric fault diagnosis of large scale analogue ICs 
to help the designer in the characterisation process.
In Chapter 3, the parametric fault diagnosis approach which has been chosen is de­
scribed. Its benefits and limitations are outlined. The limitations are mainly due to 
computing time and applicability to integrated circuits. By combining the fault diagnosis 
method with a hierarchical modelling strategy, the computational expense and the num­
ber of test points required are reduced. By this means, the hierarchical fault diagnosis 
algorithm developed becomes applicable to large scale analogue integrated circuits. Issues 
concerning the diagnosis of switched capacitor circuits are also considered. Finally, ex­
perimental results are presented to investigate the performance of the new fault diagnosis 
algorithm.
Having investigated parametric fault diagnosis, the following chapters of the thesis 
concentrate on tolerance analysis of large scale analogue circuits. Symbolic analysis has 
been chosen as the basis for the techniques developed in this thesis. The underlying reason 
is that tolerance analysis is a highly iterative task where typically many circuit simulations 
are required. The advantage of symbolic analysis is that only one simulation run is needed 
in which a symbolic expression for the circuit behaviour is generated. During tolerance 
analysis, successive evaluations of the symbolic expression replaces the necessity for any 
extra numerical iterations through the simulator. In this way, large savings in computing 
time are achievable.
The purpose of Chapter 4 is to review the current state of the art in symbolic analysis 
of analogue circuits. The capabilities and limitations of symbolic techniques are discussed.
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A main focus of this review is on the applicability of symbolic methods to large scale net­
works. Herein an important criterion is the number of terms in the symbolic network 
function. A comparison of the currently available methods shows that symbolic hierarchi­
cal decomposition is best suited to handle large scale systems. This method produces a 
sequence of expressions in which the number of terms grows only approximately linearly 
with circuit size making the approach very attractive for tolerance analysis.
An important technique which helps in tolerance analysis and tolerance design is sen­
sitivity analysis. In Chapter 5 the range of applicability of sensitivity analysis and the 
available numerical and symbolic sensitivity techniques are reviewed. The previous sym­
bolic procedures which are based on the sequence of expression approach are discussed in 
detail. The drawback of the previous techniques is that they still require a large num­
ber of arithmetic operations when the sensitivities with respect to many or all parameters 
need to be determined. Effective multi-parameter sensitivity analysis, however, is essential 
for the application of sensitivity methods within tolerance analysis. Two novel sequence 
of expression methods for fast multi-parameter sensitivity are then developed: the bal­
anced symbolic sensitivity analysis, and the parallel symbolic sensitivity analysis. The 
first technique reduces computational complexity with the aid of a hierarchical balanced 
partitioning strategy. The second one uses the sequence of expressions to calculate the 
sensitivities with respect to all parameters in parallel. Applications of the methods to 
large scale circuits are presented to demonstrate the effectiveness of both approaches.
Sensitivity analysis is useful to get a first insight into tolerance behaviour. However, 
to examine the effects of parameter variations more accurately, additional methods axe 
required. For this purpose, Chapter 6 presents a novel symbolic tolerance analysis tech­
nique. The method is based on Quantile Arithmetic which computes circuit tolerances 
using discretization of random variables. The advantage of Quantile Arithmetic is that it
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runs approximately one order of magnitude faster than the Monte Carlo analysis. How­
ever, the cost for this speed increase is a lack of accuracy. By defining a new Modified 
Quantile Arithmetic the accuracy is significantly enhanced and, at the same time, execu­
tion speed further increased. The Modified Quantile Arithmetic is then combined with the 
sequence of expression approach. This yields an effective method for symbolic tolerance 
analysis of large scale analogue systems. Modified Quantile Arithmetic is then applied to 
circuit examples and comparisons with the results of other tolerance analysis methods are 
accomplished.
In Chapter 7, the main conclusions of the work in this thesis are presented and di­
rections for future research work in tolerance analysis and parametric fault diagnosis are 
outlined.
Chapter 2
An Overview of Testing
In this chapter, the reader is introduced to test preparation, generation and evaluation 
techniques. The aim is to find a method which can be developed for parametric fault 
diagnosis of analogue circuits to support the IC characterisation process.
The test consists of mounting the fabricated chip on the Automatic Test Engine (ATE), 
applying stimuli to the input pins and comparing responses at the output pins with those 
expected. The target of testing is either pure detection (production test, go/no-go testing) 
or, a more rigorous demand, the localization (diagnosis) of faults.
Test generation techniques should provide tests of high quality at minimal cost. Test 
quality is normally denoted by the term fault coverage. It is defined as the fraction of 
faults which are detected by the test sequence:
„  , number of detected faults xFault Coverage = ----- ------- ------- ------- — — . (2.1)total number of possible faults
Test cost may be broken down into two categories with the process of test generation and 
test application respectively. The former is a one-time cost determined by the computa­
tional expense to generate the test vector set. The latter is a recurrent cost and refers to 
the time it takes to apply the vectors to the Circuit Under Test (CUT) on the one hand 
and to on-chip test circuitry, additional test pins and the ATE equipment on the other
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hand.
Basically, there exist two different classifications of test strategies [1, 2, 3]: functional 
testing and structural testing. Within the functional approach, the CUT is tested for fulfil­
ment of the design specification. Typically, starting from a characterisation test program 
the final production test program is generated by empirically omitting tests which seem to 
be redundant and adding some quality related screens. Unfortunately, this approach often 
produces test programs with a runtime being orders of magnitude too long. Additionally, 
specification testing is mostly purely go/no-go testing and a localization of the cause of 
problems from functional test results is difficult. Moreover, it is not clear whether the 
omitted tests are really redundant. Since these tests are not focused on the defects that 
might occur during fabrication and during lifetime of the product, there always remains 
a risk for the product’s reliability.
On the other hand, structural testing is defect-oriented. The IC is supposed to function 
correctly as long as there is no defect on the chip. Therefore, the tests aim at detecting 
faults which axe caused by physical defects. Structural test generation follows the route 
shown in Figure 2.1. The starting point is the analysis of the physical defects which might 
occur during fabrication of the chip. Fault models are abstracted from the underlying 
physical analysis by mapping the defect to the appropriate electrical faulty behaviour. 
Based on fault models, automatic test generation algorithms and fault simulations can be 
applied. The result of fault simulation is an estimate for the fault coverage of the test 
set under consideration. Usually, the structured approach allows for generation of much 
cheaper and more effective tests than in the case of functional testing. However, due to 
the need for the product specification to be guaranteed to the customer, total elimination 
of functional testing seems unrealistic.
Research into digital fault diagnosis and test generation is far ahead of its analogue
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Analysis of Physical Defects
Fault Modelling
Fault Simulation Testsignal Generation |
Testsignal Evaluation: 
Fault Coverage
Figure 2.1: Steps of structural test generation
counterpart. The development of a structured test generation methodology in this domain 
was encouraged by the availability of realistic, easy to analyse fault models. Therefore 
it is worth having a look at the digital test development for VLSI devices first. This 
overview continues by reporting the current situation in the analogue domain and classi­
fying the different approaches in analogue fault modelling and test generation. Based on 
this overview the approach to analogue parametric fault diagnosis used in Chapter 3 is 
chosen.
2.1 D igital Testing
A detailed review concerning automatic test generation in the digital domain is given in [4]. 
The requirements on manufacturing tests are very high, ideally these tests should check 
whether all components and interconnections are fabricated correctly. Manufacturing tests 
are generated automatically by procedures which are based upon fault models.
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2.1.1 Digital Fault Modelling
Failures can have diverse causes [5]. There are intrinsic failure mechanisms which are 
defects coming directly from the process like ionic contamination, charge trapping at 
the oxide interface of a metal oxide semiconductor transistor (MOST), or missing/added 
interconnections. Moreover there are extrinsic failure mechanisms originating for example 
from packaging or bonding of the chip. Additionally, environmental effects like radiation 
or stress caused by electrostatic discharge need to be considered.
In order to analyse the faulty behaviour and to develop techniques to detect and 
locate failures it is mandatory to abstract from the origin of the failure. Fault models 
are generated e l s  a representation of the failure at the level of description at which the 
analysis should take place. Fault models allow cost effective development of test stimuli 
that identify failed chips and, if necessary, diagnose the failure. They also limit the number 
of necessary tests as opposed to applying all possible tests. Fault models are technology 
dependent and one has to make compromises concerning the complexity of the models 
necessary for accuracy against the tractability of analysis. Referring to these criteria the 
most significant digital fault models are
• S tuck-at Fault M odels: Stuck-at faults are defined as a faulty property of inter­
connecting lines [6]. A line with a stuck-at-1 fault will always have a logical value of 
1 irrespective of the correct logical output of the gate driving it. So every node of 
the circuit may have 3 possible states: stuck-at-1, stuck-at-0 or fault free. Stuck-at 
fault models are functional fault models based on the logical description level of 
digital systems, in which the circuit is represented as an interconnection of logical 
gates. They are the simplest models to analyse and have proven to be very effective 
in displaying the faulty behaviour of actual devices.
• S tuck-open, S tuck-short Fault M odels: Up to 1978 it was believed that the
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stuck-at fault models were sufficient to describe defects at the logical level. Unfortu­
nately, circuits implemented in CMOS (Complementary Metal Oxide Semiconduc­
tor) technology could display fault modes other than stuck-at faults, called nonclas- 
sical faults [7]: e.g. stuck-open or stuck-short. The main point is that tests generated 
for stuck-at faults are no longer valid in detecting all the nonclassical faults. These 
faults are modelled at the switch level description as conducting or not conducting 
paths irrespective of the transistor gate input. Because of the low level of description 
these models are more complicated to analyse.
• B ridging F ault M odels: Bridging faults, shorts between adjacent signal lines, 
need extra modelling and analysis [8, 9].
• Physical F ault M odels: Besides functional faults, parametric properties must also 
be considered, e.g. leakage current and timing.
• H ierarchical, Functional Fault M odels: In order to reduce computational ex­
pense of test generation procedures, fault models at a hierarchical functional level 
are proposed. An example, concerning microprocessors, can be found in [10].
In spite of all of their shortcomings, the stuck-at fault models are a standard most com­
monly used in industry. Test algorithms and CAD tools normally rely on this standard. 
But with increasing clock speed and scaling down IC dimensions other failure modes be­
come more and more relevant.
2.1.2 Digital Test Generation
The goal of test generation is to obtain stimuli test vectors for the detection of the modelled 
faults. The stimuli vectors must cause output vectors in the faulty case which are different 
to the fault-free case. Automatic Test Generation (ATG) techniques may be divided into
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the
• E xhaustive  m ethod: If the number of primary inputs is small, application of 
all possible input vectors to a combinational circuit will ensure 100% fault coverage. 
The exhaustive method has very low computational cost and may be applied quickly. 
It can be extended to more complex circuits as long as the logical partition of the 
circuit into smaller subcircuits is possible.
• R andom  m ethod: The random method is another inexpensive way to generate 
tests. In this technique test vectors are generated successively by a random number 
generator. Using a fault simulator and the fault models of the CUT it can be found 
out whether an additional fault can be detected by the vector under consideration. 
For combinational circuits it has been proven to be a good method as long as the 
number of levels of logic and gate fan-ins is not too large [11]. Random test genera­
tion programs for sequential circuits require special considerations concerning clock 
and control signals.
• A lgorithm ic m ethod: This method relies mostly on stuck-at fault models and 
implements test generation algorithmically based on the principles of controllability 
and observability. One of the oldest procedures for combinational circuits is the D- 
algorithm [12]. The Boolean Difference method captures similar ideas in algebraic 
terms [13],
Because of growing circuit complexity, test generation at the hierarchical/functional level 
has attracted some attention also. In addition, the consideration of nonclassical faults 
led to completely new test methods [14]. One example concerning CMOS technology is 
the IDDq-test, in which the supply current is observed after all switching transients have 
decayed.
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Test generation for sequential circuits remains a challenge. This provides the moti­
vation for Design for Testability (DFT) methods, e.g. scan design. Sequential circuits, 
which are implemented by using scan design, can be tested like combinational circuits. 
The IEEE Standard 1149.1 covers a test access port and a boundary scan architecture 
for the board level, thereby enabling a unified test procedure for boards with ICs from 
different manufacturers. Additionally there are techniques for on-line testing of circuits 
such as Built-In-Self-Test (BIST).
2.1.3 Conclusion
In the digital domain, there are solutions concerning fault modelling and automatic test 
generation allowing for a structured test approach. Algorithms are implemented as CAD 
tools and actually used by industry. The main reason why automatic digital test prepara­
tion is very successful is the availability of easy to analyse fault models which describe a 
large number of possible physical defects. Fault models form the basis for test generation 
procedures and can be used in fault simulations leading to an assessment of test quality 
of the test set under consideration. However, as operating frequencies are increasing and 
operating voltage is reducing, digital circuits are beginning to show analogue behaviour 
especially during signal transitions [15] which will complicate testing in the future.
2.2 Analogue Testing
Currently, no clear concepts for a structural testing approach and no tools for ATG are 
available in the analogue domain. As a consequence, test preparation is up to now based 
on a functional approach. This process depends on the experience of the test and de­
sign engineer and the resulting test sequences merely check the specification and critical 
functions. This often results in expensive and sometimes even in improper test sequences.
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The main reasons why analogue testing is less advanced than the digital counterpart 
can be attributed to the following:
• accessibility to  circu it nodes of ICs: besides adding some pin overhead, the 
insertion of test nodes is very critical because sensitive analogue behaviour may be 
compromised.
• continuous signals: analogue signals are continuous in nature. For this reason, 
there are many more modes of failure in analogue circuits than in digital circuits.
• to lerance problem : one has to consider tolerances of the circuit components. Since 
these tolerances may be relatively large (e.g. 50% in the case of integrated resistors) 
measurement results are not easy to evaluate in a deterministic manner, and the 
definition of pass/fail limits often remains fuzzy.
• d iversity  of functionality : analogue functionality is quite diverse. In the case of an 
amplifier, voltages, currents, gain, bandwidth, offsets, input and output impedances 
are important parameters and measurements may be performed with respect to time, 
frequency and different temperatures.
• lack of analogue fau lt m odel: because of the three previous items there exists 
no generally accepted analogue fault model to date.
• sim ulation  tim e  and  accuracy: increasing circuit complexity and the continuous 
nature of analogue signals make circuit simulation slow and sometimes inaccurate. 
This causes fault simulation to be extremely time-consuming, mostly to an extent 
that its application is prohibitive in the test preparation stage.
• critical designs: critical and marginal designs complicate testing and often require 
additional test steps under various parametric conditions (e.g. temperatures).
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Since fault models axe required as the basis for a structural test approach researchers have 
paid close attention to analogue fault modelling during the last decade.
2.2.1 Analogue Fault Modelling
As in the digital case, fault models must represent the effect of process shortcomings at 
the electrical level. On the one hand, they should be as precise as necessary to describe 
the electrical failure correctly. On the other hand, the models should be easy to analyse to 
make their application in fault simulation and test generation procedures tractable even 
for larger circuits. Obviously, to fulfil these requirements, some compromise is needed. 
According to [15], analogue fault models can be classified as
• h a rd /s tru c tu ra l:  These models describe faults which are caused by random spot 
defects of the process. The structure, i.e. the topology, of the circuit is changed by an 
open or short circuit situation often resulting in a complete electrical malfunction.
• so ft/p a ram etric : These models describe faults which are caused by a component 
parameter exceeding the tolerance band. Typically, there is no complete failure of 
the circuit, but an out-of-specification behaviour.
• h ie rarch ica l/behav ioura l: These are descriptions of either of the two faults, hard 
or soft, at a higher level, especially at the level of typical analogue functional blocks. 
This modelling methodology becomes obligatory in the case of large scale circuits.
The different fault models are now discussed in detail.
H ard  F au lt M odels
One may distinguish between the implementation of the fault models and the derivation 
of these models from the underlying defects.
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Im plem entation of H ard Fault Models: Hard faults are mostly modelled at the
device level by introducing additional equivalent circuitry, e.g. in the transistor model. In 
Figure 2.2 an example of a parametrised hard fault model for a MOST is presented. An
Fault #  1 2 3 4 5________ 6__
Parameter Rsd Rsg Rdg Rog Ros Rod
Faulty lOO 10 10 1G0 10MO 10MO
Fault free 1G 0 1M 0 1G 0 ImO ImO ImO
<3 D
Figure 2.2: MOST hard fault model used in [16] for Fault Simulation
open conducting line is modelled by a large resistance whereas a shorted line is modelled 
by a tiny resistance. The capacitors represent the remaining coupling of conducting lines 
in the open circuit situation. Considering gate oxide shorts, more refined models which 
take into account the actual position of the conducting path in respect to the transistor 
channel can be found in [17]. A similar fault model for a bipolar junction transistor (BJT) 
is described for example in [18].
Naturally there are not only faults within a device but also between devices. Princi­
pally, modelling of hard faults affecting the overall topology of a circuit is the same as 
for single devices. Additional conducting lines, parasitics and resistors are introduced and 
several publications on test generation, e.g. [19], are based on this approach.
Obviously the consequences of faults in the analogue domain are more diverse than in 
the digital. In the latter, it is sufficient to model faults by setting signal lines to the exactly 
defined value 0 or 1, or by considering the respective signal lines completely opened or 
closed. The results gained with fault models in the analogue case are much more sensitive 
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serting a high-value resistor to model this fault is likely to generate incorrect results since 
the circuit’s behaviour in the open fault case might be unpredictable, whereas the resistor 
model produces deterministic results. Additionally, since some faults axe completely un­
realistic in respect of process properties and the IC layout, simply introducing shorts and 
opens into a circuit’s topology might be misleading. Therefore it is necessary to analyse 
the defects at the process level, to get more information about the fault characteristics 
and ideally to provide a derivation of fault models.
D erivation  of H ard  Fault M odels: For generating realistic fault models for ICs a
knowledge of the failure mechanisms, i.e. the physics, and the related effects at the electri­
cal level is important. In [5] a review of various defect mechanisms is given. Since technolo­
gies are diverse, the defect mechanisms are quite different. There are defect mechanisms 
in the substrate, in dielectric layers, defects caused by metalization, at interconnections, 
package bonding, overstress, both electrical and mechanical.
There exist well-proven techniques for deriving faults at the electrical level given a 
circuit and its layout, i.e. relating process shortcomings with their electrical effects. One 
of the oldest systematic methods is Inductive Fault Analysis (IFA) [20]. Although often 
applied to generate fault models for digital circuits, the procedure is also valid for hard 
fault model generation of analogue circuits. IFA involves three major steps:
• Identification of key physical defect mechanisms that occur in the IC process. IFA 
is concentrating mainly on local disturbances. These so-called “spot defects” are 
modelled as a flat disk of extra or missing material that may occur in any conducting, 
semiconducting or insulating layer of the IC. The model of the spot defect correctly 
takes into account the density of spots and the size probability distribution function.
• Distributing the spot defects over the IC surface in a Monte Carlo fashion.
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• Mapping of the defects on circuit-level faults: For each defect a series of fault analysis 
procedures is called, to examine the layout geometry in the neighbourhood of the 
defect in order to determine if any circuit faults, i.e. shorts or opens, have occurred.
The result of IFA is a ranked list of circuit-level hard faults (ranking according to the 
probability of occurrence of the faults). IFA was implemented in a simulator called VLA- 
SIC [21] and successfully applied in test generation, failure analysis and defect parameter 
extraction.
IFA has several drawbacks. Very limited data is available from fabrication lines de­
scribing spot defects and their characteristics. Therefore IFA fault modelling tends to 
assume defect statistics. Moreover, every defect is assumed to deform only one layer and 
the three dimensional structure of contaminations is not modelled. To overcome these 
shortcomings and to simulate the interaction of different layers with contamination de­
posited on the wafer, an Inductive Contamination Analysis (ICA) was developed [22] and 
implemented as a simulator called CODEF [23]. One of the major disadvantages of both 
techniques, IFA and ICA, is the inherent computational complexity which is aggravated 
by the required Monte Carlo loop. One alternative to avoid the Monte Carlo loop is 
predicting the fault probability based on the critical area concept [24].
A way of obtaining realistic hard fault models at the circuit level at reduced compu­
tational cost is proposed in [25]. It is based on the observation that analogue ICs are 
composed of only a few frequently occurring building blocks, such as current mirrors, 
differential stages, etc. These blocks can be identified from the layout. By investigating 
such typical structures with respect to the impact of characteristic defects, a dictionary 
of realistic circuit faults can be generated. A method to obtain a fault list in an earlier 
design stage merely based on the schematic (netlist) is proposed in [26]. The advantages of 
these approaches are reduced computational cost on the one hand and early availability of
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a realistic fault list on the other. However, these methods lack generality. An alternative 
technique [27] combines the generality of IFA with regression analysis to derive explicite 
models which describe the probability of occurence of faults in different transistor struc­
tures. These models are used to predict realistic faults before going to the final layout of 
a circuit.
Soft Fault M odels
The statistics of an IC fabrication process manifests itself in a variation of layer thickness, 
doping concentrations, length and width of structures, mask alignments, etc. This has to 
be taken into account by soft fault models. Up to now, process statistics examinations 
have rather aimed at design evaluation, considering manufacturing yield prediction and 
design centering. Since component structures in ICs are scaled down, these parametric 
deviations also gain importance in the characterisation and testing stage.
Im p lem en ta tion  of Soft F ault M odels: Soft fault models are implemented as a pa­
rameter value outside of an acceptable tolerance box. Modelling is carried out at the 
transistor level in most cases and a number of publications on test generation and fault 
diagnosis are based on this fault model, e.g. [28]. Due to the continuous character of pa­
rameter variations there is an infinitely large number of different fault states of a circuit. 
As a consequence, the generation of a fault list for the circuit is less promising.
Typically, the tolerance boxes are postulated and not deduced. However, to be signif­
icant for any real application, the tolerances must correlate with the actual test strategy. 
Concerning a structural testing approach, it should be determined whether all devices 
are fabricated correctly. In such a case, the tolerances of the components are defined by 
the statistical properties of the process. Applying functional testing, the acceptable toler­
ances of the circuit components are dependent on the actual design and the performance
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specification of the IC.
In the test optimization strategy of [29] parametric faults are based on tolerances in 
process parameters, and are modelled by statistical distributions. This approach supports 
the structural test approach and relies on the user to identify critical parameters and 
supply a parameter model of process fluctuations. A fault modelling approach supporting 
functional testing is described in [30]. Adopting the designer’s point of view, a fault 
is defined as a deviation from the performance specification. The faulty performance is 
mapped to the measurement space of the actual test. The outcome of this procedure is a 
minimal set of measurements necessary for characterising the state of the CUT. However 
this was only accomplished for a small circuit and with simplifications.
D erivation  of Soft F ault M odels: Two different approaches are found in literature for
deriving IC device parameter statistics (e.g. the electrical parameters of a MOST) caused 
from process characteristics. The first one (left side of Figure 2.3) is based on process 
simulation, e.g. [31]. The starting point is the information about the process parameters 















Figure 2.3: Device parameter statistics by: Left: process simulation, Right: testchip 
measurements
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Then the process steps are simulated by the use of an IC-process simulator. The results 
of this step are for example doping profiles or dielectric layer thickness. After that, a 
device simulator extracts the device parameters. The last two steps are carried out in a 
Monte Carlo loop leading to a statistical sample of device parameter sets. The success of 
process simulation depends on the modelling accuracy of the physics of each single process 
step. Given today’s complex processes with more than a hundred distinct steps, process 
simulation is not promising for reliable results.
An alternative way to obtain the device statistics is based on measurements (right side 
of Figure 2.3). A testchip including the device structure of interest is fabricated. The 
device characteristics are measured and the model parameters are extracted. The number 
of dice manufactured should be as large as possible to obtain statistical confidence in the 
results. Typical uses of this method for CMOS technology are found in [32, 33]. The test 
chip approach circumvents the problem of process modelling and its accuracy. The major 
difficulty is the availability of enough test chip data and the strong correlations between 
devices fabricated on chip (e.g. matching properties).
H ierarch ical F ault M odels
Fault models have been mostly formulated at the transistor level in the analogue case. This 
causes their application in fault simulation and test generation procedures to be extremely 
time expensive. The situation is aggravated by the large number of possible faults and 
the increasing complexity of today’s large scale analogue and mixed-signal circuits. To 
overcome this problem, approaches in hierarchical fault modelling, both for hard and soft 
faults, have been proposed. For typical circuit blocks, e.g. operational amplifiers (opamps), 
behavioural models are developed which describe merely the terminal behaviour of the 
block. By this means, the computational expense for fault simulation of the overall circuit 
can be reduced significantly.
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Starting from transistor level faults, the hierarchical circuit block is simulated and 
the faulty behaviour is extracted. The faulty behaviour may be modelled by using an 
fault-free hierarchical model and placing extra passive elements around the terminals in 





Figure 2.4: Hierarchical fault model with external resistors [34]
resistors at the opamp output are connected to diverse supplies depending on what value 
the output is stuck-at, hence modelling the hard faults. Modelling parametric faults 
hierarchically can be done by suitably varying the behavioural model parameters, e.g. 
gain and bandwidth of an opamp.
Generally, a set of transistor level faults may cause the same or almost the same faulty 
behaviour at the hierarchical block level. Then it is possible to collapse the set of transistor 
level faults to just one fault of the hierarchical block. This further reduces the computing 
time of fault simulation.
In [35] an opamp fault macromodel describing dc and ac faults is presented. The 
model is derived based on short/bridging faults at the transistor level. A more general 
concept to derive macromodels of faulty circuit blocks is described in [36]. Using neural 
network techniques, a fast mapping between the faulty block behaviour and the respective 
behavioural model parameters is achieved. In [37] neural networks are used for charac­
terisation of analogue macromodels under fault conditions. Additionally, the transistor
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level faults which result in similar behaviours of the circuit block are grouped into one 
fault at the hierarchical level. This further reduces fault simulation time by reducing 
the number of required simulations [38]. In [39], each circuit block is replaced by its be­
havioural model, except the subcircuit in which faults are injected, which is described by 
its layout extracted netlist. This approach avoids the complicated hierarchical modelling 
of faulty blocks and needs only behavioural models of fault-free subcircuits. Behavioural 
fault modelling of digital-to-analogue converters can be found in [40].
One way to generate behavioural soft fault models is a Monte Carlo analysis with 
the device parameter statistics as input. As a result the deviations and correlations of 
behavioural parameters of a circuit block may be obtained [41]. An approach to parametric 
testing based on behavioural modelling is presented in [42], Using measurement results 
the behavioural model parameters are estimated and a good-bad decision with respect to 
the hierarchical component can be achieved.
The main criticism against the hierarchical approach is the lack of accuracy. The 
question is whether the behavioural models are capable of representing the transistor level 
faults with sufficient precision. Additionally, it is not clear whether an out of specification 
output signal of a previous faulty stage is propagated correctly by the behavioural models 
of succeeding stages. However, hierarchical modelling is mandatory for handling today’s 
complex systems, otherwise computing times become prohibitively long and fault simula­
tions cannot be performed. Moreover, the aim in behavioural fault modelling is mainly to 
differentiate a good circuit from a faulty one rather than to simulate the circuit responses 
with high accuracy. Since test preparation based on behavioural models is conceptually 
close to specification testing, this approach may help in future to link the structural test 
approach with the industrially applied functional testing [15].
In Chapter 3, a hierarchical approach will be adopted to develop a method which
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makes parametric fault diagnosis of large scale analogue circuits possible.
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2.2.2 Analogue Test Generation
Reviews of analogue test generation can be found in [43, 44, 45]. Basically, test generation 
and fault diagnosis techniques for analogue circuits may be divided into Simulation Before 
Test (SBT) and Simulation After Test (SAT) methods.
SB T-techniques
As the name implies, with these techniques the simulations are carried out before the 
actual test is accomplished. Firstly, a set of measurement nodes and test signals is chosen. 
Starting from a fault list containing the fault models for the faults under consideration, 
fault simulation is applied and the signatures for the normal and each faulty condition of 
the circuit are extracted. This information is stored in a fault dictionary. During test­
ing, the measured signatures can be compared with the stored ones. A fault is diagnosed 
when its corresponding signature matches the measured one within a defined tolerance. 
Practical implementations of SBT-methods differ mainly in the techniques used for estab­
lishing and handling the fault dictionary, [46, 47], An algorithm which selects a minimal 
set of measurement nodes for the fault dictionary approach can be found in [48]. The use 
of a fault dictionary within an oscillation based test strategy is described in [49]. Cur­
rently, increasing attention is directed to novel mathematical methods like artificial neural 
networks, e.g. [50], or discrete event systems [51].
The main advantages of the SBT-techniques are their suitability for several levels of 
description (transistor level, hierarchical), independence with respect to technology and 
no assumption on the type of system. Their main drawback lies in the large volume of 
data to be processed, fuzziness in the definition of the tolerances for the fault signatures 
and the risk of overlooking faults. Concerning soft and multiple faults these drawbacks
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are extremely aggravated. Therefore these methods normally address the single hard fault 
situation only.
SA T-techniques
In the SAT techniques, the responses of the analogue network to the test stimuli are 
analysed to determine the faulty elements of the circuit. Consequently, the major part of 
the calculation is accomplished when the test results are available. The SAT techniques 
are mostly used for soft fault diagnosis. Early publications concentrate on parameter 
identification by solving a non-linear equation set for all network parameters [52], Its 
main drawback is on the one hand the numerical complexity. On the other hand, to 
solve for all circuit parameters one needs sufficient independent measurement results and 
consequently a large set of test nodes. This requirement can usually not be fulfilled, 
especially for larger circuits. A modern alternative into this direction has been presented 
in [28, 53] where computation time is reduced by applying sensitivity computations.
In most cases, however, the number of independent measurements is less than the 
number of circuit parameters. Then, two main approaches can be found in literature:
1. E s tim atio n  m ethods: the faulty element is identified based on an estimation 
criterion using either deterministic methods [54] or probabilistic techniques [55]. 
These methods have low demands concerning accessibility of internal circuit nodes, 
however, they suffer from high computing time and are only adequate for single soft 
fault diagnosis.
2. Fau lt V erification m ethods: an upper bound is assumed on the number of si­
multaneous faults, usually less than the number of measurements performed. The 
most promising approaches represent the topology of the circuit as a linear graph. 
In [56] a testability condition has been established which depends on topology only.
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However, it is not very practical as its focus is on node-faults, where a faulty node is 
defined as node to which faulty components are connected. This has been improved 
in [57] where the faults are defined as usual in terms of faulty components and the 
testability condition is also based merely on topology information. Topology based 
testability analysis can be used for time efficient test point selection in an early de­
sign stage before the chip has been laid out [58, 59, 60]. A symbolic fault verification 
technique has been presented in [61]. In [62] the CUT is hierarchically decomposed 
into subcircuits using measurement nodes. Fault diagnosis is achieved by checking 
the consistency of Kirchhoff’s current law between decomposed subcircuits. This 
method is adopted for testing chips at the board level where all chip pins are acces­
sible. The approach can be applied only to testing bipolar ICs as the current in the 
case of CMOS ICs is too small to check current consistency.
To summarize, the SAT techniques are more appropriate for testing discrete analogue cir­
cuits than integrated ones [44] due to the number of test points required by most methods. 
Usually, the time for performing the SAT on-line computations becomes unacceptable for 
larger circuits. However, within the fault verification techniques, the topological approach 
is in general the most efficient for large scale CUTs.
Based on this overview of analogue test generation techniques, the decision has been 
made to use a topological SAT method with fault verification for the development of a 
parametric fault diagnosis algorithm. The reasons for this decision are:
• a SAT technique is more appropriate than a SBT method for diagnosing parametric 
deviations.
• a parameter identification technique cannot be applied to integrated circuits due to 
the high number of test nodes required.
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• topological fault verification methods are computationally more efficient than estima­
tion methods and can also be applied to diagnosing multiple simultaneous parametric 
deviation faults.
To overcome the computing time limitations of the SAT technique and to reduce the 
number of required test points a hierarchical approach is adopted in Chapter 3. The 
goal is to develop a parametric fault diagnosis method applicable to large scale analogue 
integrated circuits within characterisation test.
2.2.3 Design for Testability
During the last decade, mixed-signal chips which integrate both analogue and digital 
functionality on a common substrate have become very popular. Currently, mixed-signal 
circuits are widely used in automotive and consumer electronic applications to increase 
reliability and reduce cost. The incorporation of analogue and digital circuitry in a single 
mixed-signal ASIC, as illustrated in Figure 2.5, makes the task of testing very difficult. 
On the one hand, this is caused by the difficulties associated with analogue testing as 
discussed in the previous sections. On the other hand, there is a lack of controllability and 
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Figure 2.5: Architecture of a mixed-signal IC
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by the presence of interface circuit blocks, such as analogue-to-digital (ADC) and digital- 
to-analogue converters (DAC) and other circuit modules (e.g. switched capacitor (SC) 
circuits) that exhibit both analogue and digital characteristics.
The accepted test practice leading to good fault isolation for mixed-signal circuits is 
the divide and conquer approach [63]. This approach partitions a mixed-signal circuit 
into analogue, digital (memory and logic) blocks so that each block can be tested with its 
own specific methods. Central to this approach is that the CUT has a test mode to allow 
direct access to the inputs (controllability) and outputs (observability) of each block via 
boundary scan and additional analogue test buses.
To isolate the modules in an analogue or mixed-signal IC, and provide access to some 
of the circuit internal nodes to enable the applications of mode specific tests, a number 
of analogue DFT techniques have been proposed. Reviews and classifications of these 
techniques may be found in [2, 64].
Firstly, there is the analogue access or test point insertion methodology. A conceptually 
















Figure 2.6: Multiplexer-based analogue DFT technique
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(MUX) is placed at the input of each analogue macro to give controllability. The output 
of the macro is observed by using another MUX which is common to the output of all 
analogue macros. All the analogue test inputs (T) are routed through a demultiplexer 
which is not shown in the diagram in the interest of clarity. The MUXs are controlled by 
a control signal (C).
Another approach in the analogue access methodology is the use of an analogue shift 
register block [66] similar to the scan path in digital circuits. Alternatively to the analogue 
shift register, a switchable opamp (sw-opamp) concept [67, 68] can be applied. Within 
this concept, the sw-opamp has two modes that are controlled by a digital signal. Within 
the normal mode the sw-opamp works as a normal opamp whereas in the test mode the 
sw-opamp becomes a buffer, where its input passes directly to its output. For circuits 
composed of blocks of opamps, controllability and observability of an arbitrary block is 
then achieved by controlling the opamp modes in a suitable way.
Opposite to the analogue access based DFT is the reconfiguration methodology which 
achieves a testability improvement by reconfiguring the CUT with CMOS switches. Ap­
proaches into this direction can be found for active filters in [69] and SC filter circuits in 
[70].
The third methodology is directly parallel to the digital BIST idea. The goal of BIST 
is to incorporate circuitry to an IC to enable it to carry out some form of self-testing. 
By this means, the effort of test signal generation, performing measurements and data 
postprocessing is alleviated and circuit testability enhanced.
The BIST methods can be divided into functional and fault based BIST. Functional 
BIST techniques axe based on the functional test approach where the circuit blocks are 
tested with functional stimuli signals. Examples of functional BIST can be found in 
[71, 72]. In [71] the combined performance of the on-chip ADC and DAC are tested by a
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FFT (Fast Fourier Transform) analysis on the ADC output signal, with the ADC input 
derived from the output of the DAC which in turn takes its input stimulus generated from 
the on-chip DSP (Digital Signal Processor) cores. A functional BIST approach for an 
ADC using a ramp stimuli derived by reconfiguration of existing functions is described in 
[73].
Fault based BIST techniques adopt a structured test approach and aim at the fault de­
tection typically using stimuli not related to the specification. One of the earliest schemes 
is the hybrid built-in-selft-test (HBIST) [74] which is applicable to ICs which combine 
large digital kernel systems with peripheral analogue subcircuits. It uses BIST of the 
digital section to scan in the test data for the analogue section, and the DAC to generate 
a multi-level piece-wise constant signal, from the scanned in data, to be applied to the 
analogue section. The response of the analogue section is then converted to digital for­
mats by the ADC and scanned out by the digital BIST. The oscillation test method of 
[49, 75] removes the need for test signal generation by turning the CUT, e.g. opamp or 
ADC, into an oscillator. A fault is detected based on a shift in the oscillation frequency. 
In the BIST technique of [76] a DC signal is applied to the CUT and an additional error 
detection circuit derives an error voltage. A non-zero value of this error voltage is used as 
an indication for both soft or hard faults. Test signature analysis to accommodate with 
tolerances in analogue signals is described in [77].
To address the problem of testing mixed-signal ICs at the board level, work on a new 
mixed signal test bus standard IEEE 1149.4 [78], an extension of the 1149.1 boundary scan 
standard, has been going on since 1991. However, the interest of the European industry 
in this standard is rather limited [2],
Partitioning an analogue or mixed-signal IC by applying a DFT strategy has several 
disadvantages. Firstly, the performance of analogue blocks might be compromised by the
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additional circuitry and test nodes, especially in the case of high performance designs and 
SC circuits. DFT usually increases product cost by the silicon area needed for the test 
circuitry and the additional test pins. For example, the analogue shift register approach 
requires two opamps, two switches and a capacitor for each test point. Such an increase in 
area and power consumption is usually prohibitive. Therefore, to make DFT considerations 
in the analogue domain for the designer acceptable, it is strongly required to find a way to 
keep the DFT overhead as low as possible. Despite the strong need for a structured DFT, 
there is currently no DFT standard and CAD support available which helps the designer 
in finding an optimal set of test points.
2.2.4 Conclusion
Analogue testing and test preparation is still in its infancy. As opposed to the digital 
domain, there is still a lack of software tools supporting DFT and test generation. This is 
mainly due to the diversity of analogue behaviour and the increasing complexity of large 
scale analogue systems which makes circuit simulation slow. As IC component structures 
are scaled down parametric deviations gain importance during characterisation and test­
ing. However, due to the low accessibility to circuit nodes of analogue ICs it is difficult and 
sometimes even impossible to diagnose these parametric deviations. Parametric problems 
which are not diagnosed during characterisation and removed before the chip is passed on 
to production, usually complicate production test thereby increasing cost and decreasing 
quality.
In the next chapter, a method for diagnosis of parametric deviations in large scale 
analogue integrated circuits is investigated. The diagnosis method is based on a topo­
logical SAT technique with fault verification according to the approach of Wey [57]. The 
merits of Wey’s contribution is structured DFT which integrates circuit diagnosibility into
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the early design stage before the chip has been laid out. This has been achieved based 
on a testability condition which merely depends on circuit topology and guarantees di- 
agnosibility, also for multiple deviation faults, with a minimal set of test points and no 
additional on-chip circuitry. When the first silicon is available, the test points can be 
used to characterise the device and, in the event of problems, allow for a diagnosis of the 
components with parametric deviations. This strongly alleviates the elimination of design 
problems thereby reducing time to market and improving quality of the product. As the 
approach is algorithmic based, an automatic DFT tool support becomes possible which 
complements the other hardware-based DFT techniques.
Despite all the advantages of Wey’s approach, its application to large scale circuits is 
impractical due to the inherent computational complexity. Additionally, fault diagnosis of 
SC circuits using Wey’s method is not possible because the underlying circuit description 
doesn’t fit the time discrete character of this type of circuit. To overcome these handicaps 
and make the algorithm usable for today’s large scale analogue networks, a hierarchical 
approach is presented in the next chapter. As a by-product of the higher level of abstrac­
tion, the number of test points required is reduced which makes the method applicable to 
integrated circuits.
Chapter 3
M odelling A spects of Analogue 
Param etric Fault Diagnosis
The purpose of this chapter is to present an approach to diagnosis of parametric deviations 
in analogue circuits. Based on the Fault Diagnosis Algorithm (FDA) introduced in [57, 58] 
a hierarchical approach is adopted which results in the development of a Hierarchical Fault 
Diagnosis Algorithm (HFDA) capable of performing parametric fault diagnosis on large 
scale ICs.
The development of the HFDA splits into two tasks: Firstly, a modification of the 
previous FDA is required such that diagnosis of faults in a circuit built out of hierar­
chical components (such as opamps) becomes possible. Secondly, a hierarchical circuit 
modelling strategy needs to be developed for the description of the parametric behaviour 
of hierarchical components. Herein, the hierarchical circuit modelling must fit the circuit 
description used within the FDA.
In relation to this task splitting, the HFDA development was organized as a collabo­
ration between the University of Bath and the Robert Bosch company. The first task has 
been treated at the University of Bath and the results of this work have been reported
34
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in [79]. The second task rested with the author of this thesis as a member of Bosch 
and the work on this topic is reported in this chapter. Publications of the results of the 
collaboration can be found in [80, 81].
The layout of the chapter is as follows. Firstly, the FDA of [57, 58] and the underlying 
circuit description are presented. The limitations of this approach concerning its appli­
cability to large scale ICs and SC circuits is explained. Then, the hierarchical modelling 
strategy used within the HFDA is introduced. Emphasis is drawn to the implications of 
the hierarchical modelling on the algorithmic aspects of the HFDA to guarantee maximal 
performance in the case of large scale ICs. The HFDA is extended such that the fault di­
agnosis of SC circuits becomes possible. Experimental results are presented to benchmark 
the HFDA with respect to its efficiency, applicability and limitations.
3.1 Param etric Fault Diagnosis
In this section, the approach of [57, 58] to diagnosis of parametric deviation faults is 
presented and the component connection model as the underlying circuit description is 
introduced.
3.1.1 Component Connection Model (CCM)
The topology of an electrical CUT may be expressed as a directed linear graph consisting 
of edges representing the circuit components and connecting the circuit nodes [82]. Each 
edge represents a voltage and current quantity. Arrows are associated with the edges to 
define the direction of current flow through and voltage drop across them. A tree of a 
graph is a subset of edges connecting all nodes without completing any closed loop. The 
respective cotree is then defined as the complement of this tree in respect of the edges. 
Once a tree of the circuit graph is specified, the Component Connection Model (CCM)
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[83] separates the CUT model into component behaviour and topology description. The 
component behaviour is modelled by a matrix component equation
b =  Za, (3.1)
where a  =  (  rec ^ and b  =  (  ^ tree \  (3.2)
\ Vcotree /  \  1cotree )
are the input and output vectors respectively. The elements of the vectors itree (icotree) 
and vtree (vcotree) are the currents through and voltages across the tree (cotree) edges. 
The component transfer matrix Z describes the linear voltage-current relation of the CUT 
components with help of the component admittances or impedances. Extensions of the 
CCM for non-linear components are considered in [84, 85]. The topology of the circuit is 
represented by the connection equation
(  ui \
a = Lnb + Li2U, u = (3.3)
V Unu /
which links the input and output vector with the stimulus vector u  containing the nu 
stimuli quantities. From the circuit theory point of view, the connection equation com­
prises the KirchhofFs Current Law and KirchhofFs Voltage Law. The measurement results 
obtained by testing the CUT are described by the measurement equation
(  Vi \
y  =  U2 ib  +  L 2 2 U where y = (3.4)
V Uriy /
is the test point vector containing the ny measurement results. The connection matrices 
Ly are derived from the fundamental matrix D =  A ^1 A c t 5 where A t  and A qt are the 
node incidence matrices referring to the tree and cotree edges respectively [79, 83].
The CUT shown in Figure 3.1a is considered to illustrate the circuit description within 
the CCM. In Figure 3.1b the corresponding circuit graph is illustrated. Choosing the
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Figure 3.1: CUT and corresponding graph representation [79]
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and u =  (vVl) (3.5)
where ie and ve denote the current through and voltage across the edge e. The current 
ivx and voltage vvx are omitted in the a  and b vector because V\ is considered as stimulus 
rather than as CUT component. The component equation (3.1) becomes
f vRi ^ f  Ri
vc3 0
i>R2 0
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The connection equation (3.3) is
l iRl )
( 0 0 1 1 ^ ( VR1 ^ ( o \
ic 3 _ 0 0 0 1 vc3 +
0
v r 2 - 1 0  0 0 I r 2 1
V vR4 J
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\ iR* ) I 1 /
vVl, (3.7)




and the measurement equation (3.4) becomes
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3.1.2 Fault Diagnosis Algorithm
The Fault Diagnosis Algorithm (FDA) of [58] splits into two phases: the C C M  set-up  
phase and the fau lt diagnosis phase.
C CM  Set-U p
In the CCM set-up phase the CCM equations (3.1) -  (3.4) are derived. Since the connection 
matrices Ly depend on the actual circuit tree and since the number of different trees 
increases rapidly with circuit size, there are many possibilities for the actual structure 
of the CCM equations. In [58] an optimal tree generation procedure is presented, which 
heuristically derives a circuit tree which guarantees maximal sparse connection matrices 
Ly. This reduces the computational expense of the CCM analysis in the fault diagnosis 
phase of the FDA. Once the optimal tree has been generated, suitable test points (elements 
of the y-vector) are selected to ensure testability [58] with respect to parametric deviation 
faults. Based on the knowledge of the circuit tree and the test point vector y, the CCM 
equations (3.1) -  (3.4) can easily be generated.
Fault D iagnosis
In the second phase of the FDA, fault diagnosis is achieved based on the Self Test (ST) 
algorithm [57, 86]. The ST algorithm divides circuit components into tester and testee 
groups. Consequently, the input and output vectors are split into tester (superscript 1) 
and testee (superscript 2) elements respectively:
In the first place, tester elements are assumed to be fault free. Good testees are identified 
within a test cycle as illustrated in Figure 3.2. The first step of the test cycle is based on 
the Pseudo Circuit description. To derive this description, the CCM equations (3.1), (3.3)
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Figure 3.2: Test cycle of the Self Test Algorithm
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where the matrices Ly1 and Ly are obtained by appropriately picking up rows and columns 
of the connection matrices Ly. Solving the above equations for the testee quantities yields 
the Pseudo Circuit equation [57]:
( K n K12 





u p = u
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Kn = lJJ — LJ2(L21)_1L21, 




L i i tL l i ) - 1 ) , (3.17)
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K  — (  ~ Lll(L2l)- lL 21 "\ ( o  io\
K21“ l  (Llx)-1^  ) '  (318)
TT (  ^  12 — ^1 1 (^2 1 ) * 2^2 L??(Lix) 1  \
K 2 2 = l  ( L ^ L *  (130-x J - (3'19)
The Pseudo Circuit equation1 is used to solve for the testee quantities a2 and b2 based
on the knowledge of the test stimuli values u and the measurement results y. Whether
a testee is fault-free or not depends on the question whether the testee quantities a2 and
b2 obtained from measurement, i.e. obtained from the Pseudo Circuit equation, are in
accordance with the expected testee component behaviour described by Z2. To answer
 2
this question, the testee component equation is used to calculate b =  Z2a2 (see Figure 
3.2). For ideal fault-free testee characteristic, the relation b2 = b2 should be fulfilled. 
However, due to the continuous character of analogue signals and the tolerances associ­
ated with the parameters of all manufactured components the difference b2  — b2  needs not 
vanish completely for the testee to be actually fault-free. A tolerance Tj is associated with 
the parameter of each testee element This tolerance defines the area of acceptability 
around the nominal value, in which the component is considered fault-free:
\bj — bj\ < Ti => testee # i  fault-free,
(3.20)
|6 2  — 6 2| > Ti =$>■ testee # i faulty.
The tolerances need to be defined in respect of design requirements on the one hand and
real component variations originating from process statistics on the other hand. The
fault-free/faulty decision (3.20) provides test results in a digital format for each testee and
allows for an identification of fault-free testees based on a decision algorithm [57, 8 6 ]. Any
component which is determined to be fault-free is moved into the tester group resulting
in a re-partitioned circuit graph for the next test cycle according to Figure 3.2. This
:The test points have been selected in [58] such that the Pseudo Circuit equation exists in most cases, 
i.e. L 2 1  is invertible. However, when L2i  is not invertible, it still may be possible to solve for a 2 and b 2 
with help of the so-called Tableau Equations [57].
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process is repeated until all the testers are established to be fault-free, at which point the 
test results from the actual test cycle are completely reliable and the diagnosis of faulty 
components is achieved.
3.1.3 Conclusions
Implementations of the FDA as described above were published in [58, 87, 8 8 ]. The 
FDA can detect and locate parametric deviation faults (soft faults). Since the testability 
conditions are based on the invertability of the connection matrix L |i  [57], automatic 
test point selection can be implemented merely using circuit topology information. The 
FDA approach allows therefore for DFT considerations in an early design stage where the 
component parameters have not been designed yet. Since the FDA is programmable, a 
DFT tool support can be implemented. Hard faults cannot be diagnosed because this 
fault classification alters the circuit topology and the FDA relies on constant topology 
for all possible fault situations (connection equation remains unchanged during the ST 
algorithm). Besides this situation, two necessary conditions for the industrial application 
of the FDA are not met:
• ability to diagnose deviation faults in large scale analogue ICs,
• ability to diagnose deviation faults in SC circuits.
Within the FDA described so far, analysis is done at the transistor level of circuit descrip­
tion. The analysis is based on a matrix approach and, as the size of the circuit increases, 
so does the size of the matrices. Additionally, the number of test cycles applied by the 
ST algorithm before reliable diagnosis is achieved increases significantly with the num­
ber of circuit components. Altogether, computing time and storage requirements depend 
severely on network size making transistor level testing with the FDA impractical for 
larger analogue circuits.
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A further consequence of the transistor level analysis is that the FDA needs a large 
number of test points. As a result, the FDA in the presented version can not be used for 
diagnosing integrated circuits.
The second limitation is related to the fact that the CCM is based on pairs of volt­
age/current quantities described in the s-domain. This sort of circuit description is not 
suited for SC circuits.
The next two sections present techniques which overcome these limitations and allow 
for fault diagnosis of large scale ICs and SC circuits. The approaches adopted are
• hierarchical fault diagnosis
• voltage/charge based z-domain circuit description
Emphasis will be drawn to the modelling aspects and the inclusion of the CUT models 
within the CCM. Consequences of the hierarchical approach for the algorithmic aspects 
of the FDA, e.g. test point selection, have been treated in [79].
3.2 Hierarchical Parametric Fault Diagnosis
Network size limitations of circuit analysis procedures can be tackled by adopting a hier­
archical approach. Examples for hierarchical methods are the symbolic analysis technique 
in [89] or the behavioural modelling concepts of [90, 91, 92], To make the FDA appli­
cable to large scale circuits, the CCM needs to be extended in a way that hierarchical 
circuit analysis becomes possible. This results in the development of a Hierarchical Fault 
Diagnosis Algorithm (HFDA).
A hierarchical description organizes blocks of the circuit into multi-terminal compo­
nents. Modelling of the hierarchical components is achieved by suppressing the voltage and 
current quantities of nodes and edges internal of the component and merely describing the
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electrical behaviour seen at the terminals from the outside world. Within a hierarchical 
CCM, the component equation of a hierarchical component has the structure
b h ie r  =  ^ h ie r& h ie r j ( 3 .2 1 )
where the input- and output vectors ahier and bhier contain only the terminal voltages 
and currents of the hierarchical component. By using a hierarchical CCM description, 
the sizes of the component transfer matrix Z and the connection matrices Ly are reduced 
allowing the fault diagnosis of large scale analogue circuits.
Hierarchical components can be considered at different complexity levels. For example, 
inverters and current mirrors may be considered at low level, differential and output 
stages at medium level, and opamps and comparators at a higher level. Typical analogue 
functions like filters or integrators may be regarded for system level analysis. Generally, 
the higher the hierarchical description level, the faster analysis can be performed. The cost 
for this improvement is diagnosis resolution. HFDA can perform only go/no-go testing on 
the hierarchical blocks because the internal block behaviour is hidden by the hierarchical 
description. If a deviation fault has to be located within a circuit block, an individual test 
of the respective block needs to be performed at a lower hierarchical level.
3.2.1 Hierarchical Model Structure
In relation to the mathematical implementation of the CCM, the description of hierarchical 
models is based on the graph representation. A hierarchical component has a multi-edge 
graph representation. An example for an single-ended opamp is shown in Figure 3.3. In the 
corresponding graph representation (Figure 3.3b), each terminal node is connected by an 
edge to the common reference node (VSS). The graph edges represent pairs of voltage and 
current quantities which are specific to the input and output relation of the hierarchical 
component. According to equation (3.21), these voltages and currents are described by a
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Figure 3.3: Opamp and its hierarchical graph representation
hierarchical component matrix equation which has the following structure in the case of 
the opamp
 ^  ^  ^ Z\\ Z \2 Z n  Z1 4   ^  ^ a\ ^
. (3.22)
( h ) '  n l u  N f Ol
&2 ^21 Z22 Z23 Z24 0>2
Z32 Z34 03
64 kyp { ^41 Z42 Z43 Z44 I  ^ 04 fop
By skipping internal nodes and edges a significant reduction of the number of edges in 
the hierarchical graph representation compared to a transistor level description has been 
achieved, resulting in a considerably reduced 4 x 4  matrix. Picking one of the possible 
assignments of the terminal voltages and currents to the a- and b-vector elements, equation 
(3.22) becomes
















y i>out JcopV A ~>r 2CM RR A  "I" 2CM RR PSRR  ^ O U t )op 
where gvin,vDD, 9vip,vDD and gvDD are (trans)conductances between the subscripted pins,
hvout,VDD 1S a current transfer function between the subscripted pins, A  is the amplification,
C M R R  is the common mode rejection ratio, P S R R  is the power supply rejection ratio
and Rout is the output resistance. P S R R  is defined only with respect to VDD, since VSS
is the reference node. For simplicity the input admittances of the opamp are set to zero
(upper two zero rows in the matrix of equation 3.23) which is valid in CMOS technology
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in the low frequency region. The representation in (3.22) should not be confused with a 
impedance matrix, as currents and voltages may be mixed on both sides of the equation.
3.2.2 Hierarchical Model Characterisation
In the last section, the behaviour of a hierarchical component was described with the help 
of a hierarchical component transfer matrix Zhier- The structure (number of columns and 
rows) of Zhier is purely dictated by the number of terminals of the hierarchical component. 
The entries of Zhier are functions in respect of process characteristics, the actual schematic 
realization and the frequency of operation. For example, the opamp amplification A  
depends on the dominant and second pole which determine the gain and phase margins.
The actual values of the entries of Zhier need to be determined by characterisation 
before the models can be used within the FDA. Characterisation is accomplished by sim­
ulating each hierarchical component separately and afterwards, extracting the respec­
tive electrical behaviour, i.e. transfer function, conductances, transconductances, PSR R , 
C M R R , etc. Characterisation can be done manually, or with help of a tool which sup­
ports automatic model characterisation, e.g. [93]. In the case where only linear circuit 
behaviour is requested, symbolic simulation can be used for automatic model generation 
and characterisation (see Chapter 4).
Besides the nominal values of the Zhier entries, the respective tolerances r* are required 
by HFDA to decide whether the testees of a test cycle are fault-free or faulty (Figure 3.2, 
equation 3.20). The HFDA can be applied to deviation fault diagnosis with respect to 
two different test concepts: specification testing or testing whether all circuit elements 
have been fabricated correctly (structural testing). In the former case, the functional 
specification of the circuit is tested. The designer has to decide which tolerances of a 
hierarchical block are in accordance to the circuit specification. These ’’block specification
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tolerances” are then used as revalues in equation 3.20. In the latter case, it should be 
tested whether devices at the lowest hierarchical level have been fabricated correctly, i.e. 
whether the parameter values of the devices which constitute the hierarchical components 
are in tolerance. Then, the tolerances Tj of hierarchical blocks need to be determined by 
tolerance analysis (see Chapter 6 ) or by behavioural tolerance modelling [41].
3.2.3 Consequences of the Hierarchical Approach for the CCM Circuit 
Description
The CCM is based on the circuit graph representation and requires the generation of 
a tree within this graph. In [58] an Optimal Tree Generation (OTG) procedure has 
been presented which leads to the sparsest CCM matrix sets. This yields large savings in 
computing time when the FDA is applied to practical circuits for fault diagnosis. However, 
the OTG in [58] is restricted to a flat circuit graph at the lowest abstraction level. The 
hierarchical approach introduced in the previous sections poses some restrictions on the 
tree generation procedure. These restrictions and the implications of the hierarchical 
approach for the CCM are now discussed.
A hierarchical component is characterised by specific pairs of voltage and current 
which are abstracted as star-connected edges (see Figure 3.3). When a circuit block of 
a CUT is treated as a hierarchical component, the edge currents and voltages of the 
hierarchical component must be part of the a  and b  vectors which are partitioned into 
tree and cotree edge parts. Whether one of the edges is on a tree or on a cotree is obvious 
from the type of physical quantity (voltage or current) represented by each element in its 
corresponding ahier or bhier vector. The following rule on partitioning the constituent 
edges of a hierarchical component into tree and cotree edges results from examining the 
associated vector bhier according to equation (3.2): if an element of the bhier vector is a
CHAPTER 3. ANALOGUE PARAMETRIC FAULT DIAGNOSIS 47
current or voltage quantity, its corresponding edge will be on the cotree or tree respectively.
Concerning the opamp example of Figure 3.3, the above rule and equations (3.22) 
and (3.23) suggest the edges TI, T2 and T3 to be cotree edges, T4 to be a tree edge. 
This primarily suggested tree/cotree-partition is called root partition. Now, the following 
questions arise: are other tree/cotree-partitions also possible, which tree/cotree-partitions 
are possible and how does the modelling equation bhier =  Zhiera hier of a hierarchical 
component transform when the partitions axe changed?
Generally, a new tree/cotree-partition is obtained by starting from the root partition 
and exchanging tree and cotree edges. According to equation (3.2), this is equivalent to 
an exchange of a-vector elements with their respective b-vector elements. Supposing that 
there are n edges and that the edges to be exchanged are Ti, - • • ,Tk, (k < n), the old 
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Applying some algebraic manipulation yields the new component transfer equation
(3.26)
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Consequently, the condition for the existence of the new tree/cotree-partition is that the 
block matrix is invertible [80]. For example, the edges T I and T2 of the opamp in 
Figure 3.3 must not be tree-edges of the circuit graph. Otherwise a zero row would occur 
in the respective Z°li (see equation 3.23) and the transformation in (3.28) would not be 
valid. With this condition in mind and the knowledge of the component transfer matrix 
Zhier? a table with all possible tree/cotree-partitions of a hierarchical component can be 
established. For the opamp model of (3.23) this partition table is shown in Table 3.1. 
The partition tables of all hierarchical components need to be taken into account when
Elements to be exchanged Tree Co-tree condition
- Tu T2, T3 t 4 none (root partition)
iDD VDD T i,T 2 t 3 , t 4 9 vdd ±  0
iout Vout Ti, r 2, t 3, t 4 - Rout 7^ 0
iDD ++ VDD J iout Vout Tu  r 2, T4 T3 det (  9Vda d hv°M’VDD )  *£ o
V PSRR R°ut 1
Table 3.1: Possible tree/cotree partitions for the opamp
generating a tree for the whole circuit. The development of a Hierarchical Optimal Tree 
Generation (HOTG) procedure which relies on the partition rules derived in this section 
has been presented in [80]. The HOTG selects an optimal tree for a circuit with intercon­
nected hierarchical components leading to effective fault diagnosis of large scale analogue 
circuits.
The hierarchical description of circuit components introduced above has also conse­
quences for the test point selection strategy and the tester/testee-repartitioning after each
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test cycle (see Figure 3.2). These consequences are discussed in [79].
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3.3 Parametric Fault Diagnosis of Switched Capacitor (SC) 
Circuits
SC circuits are very popular in signal processing applications due to their high precision 
performance. At Bosch Microelectronics, SC circuits are widely in use within automotive 
ASICs. Unfortunately, the HFDA presented so far is not able to handle this type of circuit. 
The underlying reason is that the CCM is based on a current flow description whereas SC 
circuits are characterised by charge exchange between capacitors. Additionally, SC circuits 
work in a time discrete manner whereas the CCM describes time continuous systems. This 
section presents CCM extensions which allow time discrete system analysis and make the 
HFDA applicable to fault diagnosis of SC circuits.
3.3.1 CCM Graph Representation for SC Circuits
There exist many concepts for analysis of SC circuits, e.g. [94, 95, 96]. These methods 
are based on a charge exchange description in the discrete-time- or z-domain rather than 
on time continuous current flow. The goal of this section is to define pairs of voltage and 
charge quantities (instead of voltage current pairs) and a respective graph description in 
such a way that the CCM and the HFDA developed in the previous sections can also be 
applied to SC circuits.
In the CCM of [83] (see Section 3.1.1), the edge currents obey KirchhofFs Current Law 
(KCL):
at node n
time-continuous system: E i(e) = 0 , V nodes n, (3.29)
edges e incident
where i(e) denotes the time continuous current through the circuit edge e.
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For a SC circuit, the equivalence to this relation is that the charge flow into a circuit 
node n which occurs during the switching event from a previous equilibrium state ’’before” 
to the actual equilibrium state ’’now” is zero. This situation is illustrated in Figure 3.4. 





Q (c i) Q (c 2)now 1 g  now ^
Figure 3.4: Charge conservation at a SC circuit node
of charge flowing out of each capacitor during the transition from ’’before” to ’’now” is: 
AQ(Ci)  =  Qnow(Ci) Qbefore{C\ ),
(3.30)
AQ(C2) = Q no w {C 2 ) -  Q b e f o r e i Q ) ,  
and charge conservation forces
2
SC circuit: ^  AQ(C{) = 0. (3.31)
i=i
The switches of a SC circuit are controlled by periodic clock signals. The period time 
refers to one clock cycle, and the clock cycles divide into clock phases. In the following it 
is supposed that there are K  non-overlapping clock phases within one clock cycle. As a 
result, there are K  different equilibrium states of the circuit within a specific clock cycle. 
The clock phases are denoted by the subscript k , k = 1. . .  K , and the clock cycles by 
superscript m. During each of the K  transitions from one clock phase equilibrium state 
k to the next state k +  1 , there occurs a charge flow out of each circuit element and its
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representing graph edge e. According to equation set (3.30), these edge charge flows are 
defined as
== Q ? ( e ) - Q T \ e ) ,
AQ?(e) := Q?(e) -  QJ*(e),
A Q?(e) := Q ? ( e ) - Q ? ( e ) ,  (3.32)
AQf(e)  := QS(e) -  0 S -i(« ).
Using this definition, the charge conservation equation (3.31) can be generalized to
at node n
SC circuit: ^  AQ™(e) = 0, (3.33)
edges e incident
V nodes n, clock phases &, clock cycles m.
Obviously, this charge flow relationship has the same structure as the KCL (3.29) for the 
currents i(e) in the time continuous case. Consequently, the quantities AQ™(e) replace 
the currents i(e) in the a  and b vectors of the CCM for SC circuits.
For a time continuous circuit, there is a one to one correspondence between nodes 
of the electrical circuit and nodes in the representing CCM circuit graph (see Section 
3.1.1). For each circuit graph node the respective KCL is formulated as part of the 
connection equation (3.3). In a SC circuit, there exist K  different charge flows and the 
charge flow relationship (3.33) is valid for each clock phase k, k = 1. . .  K . Consequently, 
there are K  different charge flow relationships for each circuit node in the connection 
equation. For this reason, each node n of a SC circuit is represented by K  graph nodes 
nk,k  = 1 . . .  AT, in the respective SC circuit graph. Correspondingly, all primitive circuit 
elements (e.g. capacitors) have a K  edge representation in the SC circuit graph. The SC 
graph representation of typical SC circuit elements is shown in Table 3.2. For simplicity, a 
two phase clock is assumed (K  = 2). The in i and out\ terminals refer to the connectivity















Table 3.2: Graph representation of SC components for a 2 phase clock
of a component in phase 1, the iri2 and out2 terminals to the connectivity in phase 2. The 
description in case of a clock with K  phases would result in RT-fold in- and out nodes. 
The symbols 4>fc at the switch of Table 3.2 indicates that the switch is closed in phase k 
and open in all other phases. The edges representing the switch S  are denoted differently 
(with S\ and S2 ) for the two phases because of the different behaviour of the switch in the 
two different phases (closed in phase k /  open otherwise). Since the electrical behaviour of 
the opamp and the capacitor C is independent of the phase, the respective edge notation 
is identical for both phases.
Based on this graph representation, the CCM connection equation (3.3) of SC circuits 
can be derived with the same procedures2  as in the case of the time continuous circuits.
The CCM component equations of SC elements can be formulated in the time- or in 
the z-domain. Assuming again a two phase clock, these equations are shown in Table 3.3 
and 3.4 respectively. Herein, v™ denotes the voltage across an edge in clock phase k and 
clock cycle m, Vk(z) is the respective ^-transform and AQk(z) denotes the z-transform of
2The procedures make use of node incidence matrices (see Section 3.1.1 and the thesis [79]).
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AQ™. For each edge in the graph representation (Table 3.2), there exists one row in the 
component matrix equation of the respective element. The opamp is described with zero 
output resistance.
component component equation
capacitor / a q t \ _ c  ( v f - v r 1 )
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f  < p .o u tl ^
^ Q o p -in l
uopuout2
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0
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 ^ Vop_out\ ^
AQop-inlC^)
^op-out2 (z)
 ^ AQop_jn2{z )  J
opamp
A ’ V(yp_in\{ z^) 
0
A ' Vop-in2{z) 
0
Table 3.4: z-domain component equations of SC elements
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3.3.2 Example: SC Integrator Circuit
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The introduced CCM graph representation of SC circuits is illustrated with an example. 
In Figure 3.5 a SC integrator is shown, node 1 being the input node and node 5 being the 
output node. The corresponding SC graph is shown in Figure 3.6. Since there are two 
clock phases 4>i and $ 2 , each circuit node n is represented by two SC graph nodes n\ and 
ri2 which results in two similar graph structures. The two structures referring to the two 
phases differ merely in the characteristic of the switches SI, £ 2  and S3.
02
C2/  Q 1
C302
Figure 3.5: SC integrator circuit
Figure 3.6: Graph representation of SC integrator circuit
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3.4 E xperim ental R esu lts
In this section, the ANSI C implementation of the developed HFDA [97] is applied to a 
practical circuit example to examine the effectiveness of the hierarchical approach. Devi­
ation fault diagnosis of the bandpass filter [98] shown in Figure 3.7a has been investigated 
















b) circuit grapha) filter circuit
Figure 3.7: Bandpass filter circuit and corresponding graph
resented as 3 edge (OP 11 , OP I2 and O P I3 ) and 2  edge (OP2\ and OP 2 2 ) hierarchical 
components respectively. For OP 1, the three edges are from the two inputs and one 
output to the reference node (ground 0), hence a total of three edges. For OP2, as the 
positive input is connected to ground, this reduces to a two edge graph. The hierarchical 
component equations of the opamps are given as
(3.34)
( i o p u  ^
OOO
( v o p u  ^
*O P l2 = 0 0 0 v o p u
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where A l  and A2 are the open loop gain of opamp OP 1 and OP2 respectively. These 
opamp equations are the same as in Section 3.2.1, except that the power supply terminals 
have been removed and the output resistance Rout is set to zero for simplicity. The nominal 
values of the circuit component parameters are summarized in Table 3.5. Parametric fault
A l A2 Ri R 2 Rs r ^ R 5 R l Ci c2
1000 1000 50 kD bOktl soifen 50 kll b o m 1MQ 50pF 50pF
Table 3.5: Parameter values for bandpass filter
diagnosis has been examined with the following global setting:
• tolerance decision threshold Ti — 1 % for all parameters
• test stimulus: Vin = IV  at 50 kHz
• test points selected (measured quantities): %op22i ^R2'> vR\-> vRz an(  ^vRa
After the injection of the different deviation faults into the circuit description, the bandpass 
circuit is simulated and the values of the test points ioP22, i>R2-> vr3 and vr4 are 
extracted. These test point values are required by the HFDA for solving the Pseudo 
Circuit equations.
3.4.1 Parametric Fault Diagnosis under Ideal Conditions
Firstly, the HFDA is applied to the bandpass filter under ideal test conditions. Test 
conditions are defined in respect of the measurement precision and the tolerance behaviour 
of good (fault-free) components. The ideal test conditions are:
• high precision in measurement results. This has been realized by using a simulator 
resolution of 1 0  digits.
• good components having zero deviation from nominal value.
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Under these conditions, the results of the HFDA for single fault diagnosis are summarized 










no fault - - correct
A R i = 1 0 % - Ri correctot-HIICM<3 - R2 correctoi-HIICO<1 - r 3 correctot-HII<1 - i?4 correct
A i { 5  =  10% - J?5 correct
A R l =  10% - R l correctot-HII<i - Ci correct
A C2 = 1 0 % - c 2 correct
A1 = 1 0 % - O P l3 correct
A2 = 10% - OP22 correct
leakage current at +  in­
put node of OP  1 Ri, O P 1 - incorrect
leakage current at — in­
put node of OP 1 R 3, OP  1 - incorrect
leakage current at — in­
put node of O P2 - OP2\ correct
Table 3.6: Results of single deviation fault diagnosis
opamp leakage current faults have been modelled by adding a 1MQ, resistor from the 
respective opamp input nodes to ground. In the three right columns of Table 3.6, the 
HFDA results are shown. Most of the single parametric faults are diagnosed correctly by 
the HFDA. Moreover, because of the hierarchical approach, diagnosis is achieved within 
relatively short computing time3. In the case where a hierarchical component is diagnosed 
faulty, the HFDA also provides some information about the location of the fault within 
the component. For example, with the leakage current fault at the negative input node 
of opamp OP2 (last row of Table 3.6), HFDA outputs the edge OP2\ to be faulty. From
3 Analysis of the computational efficiency of the HFDA in comparison with the previous non-hierarchical 
FDA can be found in [79].
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this information it can be concluded that the input behaviour of the opamp deviates from 
the correct one.
The leakage current faults at the inputs of opamp OP 1 are not diagnosed correctly. 
The reason is that the testee partitions including all the ambiguous components (R i and 
OP  1 /  R 3 and OP  1) are untestable, i.e. the Pseudo Circuit and the Tableau Equations 
cannot be solved.
3.4.2 Parametric Fault Diagnosis under Real Conditions
So far, the performance of the HFDA under ideal conditions has been investigated. It is 
clear that in reality the measurements can only be accomplished with limited precision. 
Moreover, all the circuit components, both the faulty and the fault-free ones, reveal more 
or less parametric deviations from the ideal nominal value. The performance of the HFDA 
under those conditions is now analysed.
Finite Measurement Precision
Firstly, the influence of inaccuracies of the test measurements is considered. For this 
purpose, the resolution of the simulated bandpass test point values has been reduced from 
10 to 5 digits. A 1 0 % parametric deviation fault has been injected in i?4 , R$ and C\ in turn. 
The diagnosis results are shown in Table 3.7. The diagnosis results are all incorrect except
HFDA results
injected ambiguous faulty component diagnosis
fault components (or edge) performance
A R 4 = 10% - R 4. correct
A R 5 = 10% - R 5 , R l incorrect
A C2 = 1 0 % - R l incorrect
Table 3.7: Results of single fault diagnosis at reduced measurement precision
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for the fault on # 4 . This shows that the diagnosis procedure is very sensitive to precision 
in the test point values. The requirement on precision depends on the particular CUT 
and the respective parameter values. In general, large value resistors are more sensitive 
to a loss of precision of the test points, as even a small variation in current causes a large 
change in the voltage across them. For this reason, the resistor R l is misdiagnosed as 
faulty.
Tolerance Effects
Now, the influence of parametric tolerances of fault-free components on the performance 
of the HFDA is investigated. For this purpose, parametric deviations on fault-free compo­
nents are injected into the bandpass circuit of Figure 3.7. According to equation (3.20), the 
deviations of the fault-free components axe smaller than the tolerance decision threshold r. 
The experiments performed are defined in Table 3.8. The results of these experiments
experiment injected deviations of tolerance
number fault good components threshold r
1 A R 4 = 10% A C2 = 1% 5%
2 no fault A R 5 =  -0.1% 1 %
3 no fault AA1 = -0.9% 1 %
Table 3.8: HFDA experiments concerning good component deviations
HFDA results
experiment ambiguous faulty component diagnosis
number component (or edge) performance
1 - R i, R$ and C\ incorrect
2 - - correct
3 - R 5 incorrect
Table 3.9: HFDA results for the experiments of Table 3.8
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are summarized in Table 3.9. Two diagnosis results are incorrect. The reason behind the 
misdiagnosis lies in the Self Test algorithm [57, 8 6 ] (see Figure 3.2) and the implemented 
decision algorithm which is based on the assumption: ”in the case that all testers com­
ponents are good, i.e. in tolerance, the test result of the respective test cycle are reliable.” 
This statement is correct in the case when good components in the tester partition have 
zero parametric deviation, as in such a case the results obtained from solving the Pseudo 
Circuit equation (3.14) are reliable. However, when the good tester components reveal a 
parametric deviation (deviations in a i and b i), it usually happens that the testee values 
a.2 and b 2  obtained by the Pseudo Circuit equation are corrupted in the sense that the 
tolerances of the good tester components mask the true testee results. Consequently, in 
the presence of parametric tolerances of good components, the applied decision algorithm 
is not valid.
3.5 Summary &: Conclusions
In this chapter, CUT modelling aspects for parametric fault diagnosis of analogue circuits 
have been presented. The FDA of [57, 8 6 ] has been adopted. The advantage of this 
method is that it enables automatic test point selection merely based on circuit topology 
information [57]. This has been used to develop a technique supporting a structured DFT 
approach to parametric characterisation test.
To overcome the circuit size limitations of the FDA of [57, 8 6 ], a hierarchical modelling 
strategy has been presented which resulted in the developments of a hierarchical fault 
diagnosis algorithm (HFDA). The HFDA reduces significantly the computing time of fault 
diagnosis by reducing the size of the matrices in the CCM. As a by-product of the higher 
level of abstraction within the hierarchical approach, the number of required test points is 
diminished, which is essential with respect to the applicability of the HFDA to integrated
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circuits. Additionally, the CCM circuit graph representation has been modified such that 
a description of SC circuits is possible.
The HFDA has been used to diagnose parametric deviation faults in an active bandpass 
circuit example. The diagnosis results are positive in the sense that the HFDA does 
diagnose faults under ideal conditions with reduced computing time compared to the 
previous FDA and therefore allows DFT considerations for large analogue ICs. Work 
has to be done on the decision algorithm within the Self Test approach to compensate 
for tolerance masking effects and to reduce the sensitivity of the HFDA to measurement 
inaccuracies. The ideas presented in [99] may be helpful in this direction.
Further experimental results (e.g. concerning diagnosis of multiple deviation faults) 
and a more detailed analysis of the HFDA properties which are not directly related to 
CUT modelling (e.g. test point selection) can be found in [79].
Chapter 4
A R eview  of Sym bolic Analysis
In the previous chapters, parametric deviation fault diagnosis during characterisation has 
been addressed. The following chapters are dedicated to the analysis of parametric toler­
ance effects in the design process.
In this chapter, symbolic analysis methods and applications for analogue circuits axe 
presented. The capabilities and limitations of different symbolic approaches are reviewed 
to evaluate the potential of symbolic techniques for tolerance and sensitivity analysis. 
Emphasis will be drawn to the applicability of the procedures to large scale analogue cir­
cuits. Herein, the use of hierarchical decomposition is a promising approach for efficiently 
reducing the inherent computational complexity.
4.1 State of the Art
4.1.1 Definition of Symbolic Analysis
Symbolic analysis is a formal technique to calculate the characteristics of a system where 
the independent variables, frequency (or time) and some (or all) of the system parameters, 
are represented by symbols. The technique is complementary to numerical analysis where 
the independent variables are represented by numbers. Symbolic methods can be applied
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to a large variety of physical systems, such as mechanical, thermal or electronic systems. 
Symbolic analysis of electronic circuits is divided into techniques for analogue and digital 
networks respectively.
Reviews of symbolic analysis for analogue circuits can be found in [100, 101, 102, 
103, 104]. Almost all of the procedures concern the description of linear networks in the 
frequency domain. For lumped, linear, time-invariant circuits, the symbolic network func­
tions obtained are rational functions in the complex frequency variable s (z for discrete­
time circuits) and the circuit parameters xj
jVfs x\ x N ) ' XNx)
 S  - £ - ■ > . < .  (4J)i
where the coefficients a; and b{ of each power of s are polynomial functions in the circuit 
parameters Xj. These polynomials in their turn can be in nested format or expanded into 
the sum-of-product form. The network function H  may describe the transfer function 
of a circuit, its input or output resistance, or more generally, any relation between the 
input/output voltages and currents Vin, /jn, Vout and Iout. For illustration, consider the 
2-stage ladder circuit shown in Figure 4.1. Applying symbolic analysis yields the following
Rl C2
H H  +
c i r :  R2 Vou,
I -
Figure 4.1: 2-stage ladder circuit
transfer function in the sum-of-product form
Hi s ) = Vout^  = _________________sG-jR-i_________________ . .
V-in(s) \  + s(R 1Cl + R lC2 + R 2C2) + s 2(RlR 2C1C1y
In this equation all circuit parameters are represented by symbols, which refers to a fully 
symbolic analysis. A mixed symbolic-numerical analysis is also possible where only some
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of the parameters are represented by symbols and the others by their numerical values. 
In the extreme case, only the frequency variable s remains as a symbol.
The generation of symbolic network functions by hand is tedious and error prone, 
especially for large circuits. For this reason, a lot of automatic symbolic analysers such 
as ISAAC [105, 106], ASAP [107, 108], SYNAP [109, 110], SAPEC [111], SSPICE [112], 
SCYMBAL [94], SCAPP [89], GASCAP [113], SANTAFE [114] and SAGA2 [115] have 
been developed. The basic flow of symbolic analysis programs is illustrated in Figure 
4.2. The input is a circuit description, typically a netlist in SPICE format [116]. Since
C i r c u i t  descrip tion^)
linear(ized) model
m athem atical solution







VinC  RpH gRgo R g l






GsGL + GpGL + GsGO + GpGO 
Figure 4.2: Flow chart of symbolic analysers [102]
symbolic analysis is mainly restricted to linear circuits, the first step for nonlinear circuits 
is to generate a linearized small-signal model of the circuit. After the user has specified the 
network function that he wants, a mathematical representation of the circuit is created.
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Besides the matrix representation indicated in Figure 4.2 there exist also a variety of graph- 
based descriptions. Based on the mathematical representation, an internal algorithm solves 
for the requested network function. The following section will describe the applications of 
symbolic analysis.
4.1.2 Applications of Symbolic Analysis
Symbolic analysis is completely different from numerical circuit simulation. By providing 
analytical information it complements the results from numerical simulation and offers 
some new solutions when classical techniques fail. The major applications of symbolic 
techniques can be summarized as follows [1 0 2 ]:
Insight into Circuit Behaviour
Numerical simulation generates a set of numbers tabulated or plotted. Although these 
numbers describe the circuit behaviour correctly, they are specific for a particular set of 
parameters values. No indication is given which circuit elements determine the observed 
performance and no solutions are suggested when the circuit does not meet the specifica­
tions.
A symbolic simulator returns closed-form symbolic expressions for the characteristics 
of a circuit. These expressions remain valid even when the numerical parameter values 
change. By inspecting the different terms in the network function, the influence of the cir­
cuit parameters on performance can be derived. As such, symbolic analysis gives a different 
perspective on a circuit than provided by numerical simulators, which is most appropriate 
for students and practising designers in order to obtain insight into the behaviour of a 
circuit [101, 113, 117, 118]. Even experienced designers obtain valuable information from 
expressions describing second order characteristics such as power-supply rejection ratio 
and harmonic distortion.
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M odel G enera tion  for C ircu it O ptim ization
A symbolic simulator automatically generates analytic expressions for the ac character­
istics of a circuit. The expressions can be used as a model within a circuit optimization 
program. During circuit optimization, the network behaviour needs to be determined 
several times with modified parameter values. By using the analytic model, optimization 
time is strongly reduced compared to a full numerical simulation at each iteration. This 
approach is adopted in the OPTIMAN [119] and OPASYN [120] tools. In [121] and [122] 
symbolic equations are picked out of a library to synthesize specific classes of analogue- 
to-digital converters in terms of their subblocks. The use of a symbolic simulator largely 
reduces the effort required to develop the analytic model for a new circuit schematic. In 
this way, an open, non-fixed topology analogue circuit library can be created where the 
designer himself can easily include new circuit topologies [123, 124]. The optimization ap­
proach of [125] additionally takes into account the DC operating point conditions whereas 
[126] concentrates on filter applications.
C ircu it E xp lo ration
Symbolic simulation can be used to interactively or automatically explore and improve 
new circuit topologies [94, 127]. The symbolic expressions are used to get insight into 
the behaviour of new circuit topologies (interactive approach) or to speed up numerical 
simulations (automatic approach).
R ep e titiv e  Form ula E valuation
Many tasks within the design, such as sensitivity and tolerance analysis, yield estimation, 
parameter optimization and fault diagnosis, are very time intensive. Since the circuit 
topology is the same for all parameter and frequency values it is a good idea to exploit
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this situation maximally to speed up simulation times. Numerical results for the circuit 
behaviour can be obtained by evaluating the results of a symbolic analysis at a specific 
numerical point for each symbol (parameter or frequency). So ideally, only one simulation 
run is needed to analyse the circuit, and successive evaluations of the symbolic results 
replace the need for any extra numerical iterations through the simulator. This method 
is most useful when the symbolic expressions are compiled to increase evaluation speed 
[128].
The efficiency of this technique has been shown in [94] for the analysis of switched 
capacitor circuits. Using symbolic expressions, orders of magnitude of acceleration com­
pared to numerical simulation can be achieved in frequency analysis applications [129], 
tolerance analysis [130] or fault diagnosis [128].
Further Applications
The above enumeration of applications is by far not complete. Modern applications include 
automatic behavioural model generation [131] and speeding up of numerical techniques, 
such as improving convergence of relaxation methods in electrothermal analysis [132]. It 
can be concluded that symbolic analysis is very helpful in analogue circuit analysis and 
design.
4.1.3 Capabilities and Limitations of Symbolic Analysis
The different circuit types which can be examined and the different analysis types which 
are presently feasible within symbolic approaches are shown in Figure 4.3. The capabil­
ities of symbolic analysis have been extended both in functionality and computational 
efficiency during the last fifteen years. Concerning functionality, symbolic distortion anal­
ysis of weakly nonlinear circuits based on Volterra series has been proposed in [133, 134]. 
Symbolic pole/zero analysis has become feasible in [107, 135] which is of significant help
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Figure 4.3: Capabilities and limitations of symbolic analysis [102] 
above: circuit types 
below: analysis types
shaded (unshaded) items currently can (cannot) be tackled with symbolic 
analysis
for interactive circuit improvement. As closed-form solutions for poles and zeros can only 
be found for lower order systems, approximate expressions are obtained using the pole- 
splitting hypothesis. Simulators dedicated to analogue integrated circuits were presented 
in [106, 108, 109]. The properties of integrated circuits are taken into account by using 
a built-in small-signal linearization and by exploiting matching characteristics of neigh­
boured devices on the die. Symbolic analysis of large scale circuits has become feasible 
using hierarchical decomposition approaches [89, 136].
On the downside, open research topics are still large-signal behaviour, time-domain 
simulation and symbolic analysis of strongly nonlinear circuits.
4.1.4 A lg o rith m ic  A sp ec ts  o f Sym bolic  A nalysis
In the literature, many symbolic analysis techniques have been reported. The methods 
can be classified as follows:






• parameter reduction methods
• interpolation methods
Within matrix approaches, a matrix representing KirchhofFs equations is used for analysis. 
Applying Gaussian elimination the symbolic network functions are derived, e.g. [89]. De­
terminant methods are based on Cramer’s rule and symbolic calculation of determinants, 
for example with help of the sparse recursive Laplace expansion algorithm used in [106] 
or by determinant decision diagrams applied in [137, 138]. Signal-flow-graph methods, 
e.g. [136, 139], use a signal-flow-graph representation of KirchhofFs laws and derive the 
network functions based on finding loops and paths of all orders in the graph according 
to Mason’s rule. Tree-enumeration methods represent the nodal admittance matrix by a 
directed graph. Symbolic simulation is then accomplished by enumeration of all directed 
trees. This method however, has difficulties in handling all types of controlled sources and 
suffers from the term cancellation problem (the generation of equal terms with opposite 
sign) which consumes extra CPU time. Parameter extraction methods are based on a 
recursive extraction of the symbolic parameters one by one out of matrix determinant, 
each time splitting up the determinant into two other determinants not containing the 
extracted symbol. Parameter reduction is best suited for generating partially symbolic 
network functions where only a small fraction of the circuit parameters are represented 
by symbols. Interpolation methods numerically simulate the circuit at different frequency
CHAPTER 4. A RE V IE W  OF SYM BOLIC ANALYSIS  70
points and then fit the network function coefficients to the obtained results [140, 141, 142]. 
By this means, expressions with the frequency variable as the only symbol are generated.
In recent years, two techniques emerged as most flexible and efficient for a fully sym­
bolic circuit analysis: the signal-flow-graph method (implemented for instance in ASAP 
[107]) and the matrix/determinant methods (used in ISAAC[10G]). Experimental data 
of the simulation times of the different simulators show that both techniques can have 
comparable performance and that none of the methods is a priori superior over the other 
[102].
4.1.5 Sym bolic  A nalysis  o f L arge C irc u its
Symbolic network functions in the fully expanded sum of product form tend to be lengthy, 
especially in the case of large circuits. To illustrate this, the ladder circuit shown in 
Figure 4.4 is considered. The goal is to obtain the output admittance function Yn = pgjjj-
Rl R3 R(2n-1)
Y1 Y2 Y3 Y4
•  •  • ' H(2n) y
Y(2n-1) Y(2n) 
Figure 4.4: Resistive ladder circuit
of the network consisting of the resistors R i , . . . ,  Rn. For n = 4 the impedance function 
in the expanded sum of product form is
*4 =
G4 G1 + G4 G2 + C4 C3 + G3 G 1 4- G3 G2 
G\ + G2 +  G3
(4.3)
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where G{ = I /R 4 . The number of terms in the numerator and denumerator fulfil the 
Fibonacci difference equation [89]
N (n  +  2) =  N (n  +  1) +  iV(n), n =  0,1,2, . . .
JV(0) =  0, JV(1) =  1. (4.4)
An explicit solution to this equation is
N i n )  -  ^
2 J \  2  J
«  0.447 • 1.618” for large n. (4.5)
This example shows that even in the case of sparse circuits, the number of terms in Yn 
grows exponentially with circuit size. So, in the case of a 100 resistor ladder network, the 
expanded expression would contain more than 1 0 2 0  terms, which requires unrealistic huge 
computer storage. For large circuits, expanded symbolic expressions can therefore neither 
be used to speed up iterative numerical simulations nor for easy interpretation of circuit 
behaviour. Basically, there exist two different approaches to improve the situation:
• symbolic expression simplification
• hierarchical decomposition
The two techniques and their capabilities are now presented.
Symbolic Expression Sim plification
Symbolic expression simplification reduces the number of terms in the network function 
by discarding smaller terms against larger terms. Consider, for example, an arbitrary 
expression
9ml + Pol +  9o2 + s(Cl  +  Cdbl) (4.6)
where gm 1 refers to a transistor transconductance, g0\ and g0 2  to transistor output conduc­
tances, Cl to a load capacitance and Cdbl to a transistor parasitic capacitance. Now, if the
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ratio of the values of the transistor small-signal parameters are such that gm\ g0\ , g02
(typically, the transistor transconductances are larger than the output conductances) and 
Cl ^  Cdbl > then the following expression, which contains only two terms instead of five, 
is a good approximation
9mi +  sCl • (4.7)
This simplified expression shows the dominant contributions in a much clearer way at
the penalty of some error. Generally, symbolic expression simplification has to find an ap­
proximating expression h(s, x \ , . . . ,  x n x ) for the exact network function H (s , x \ , . . . ,  x ^ x ) 
such that the relative error is bounded
H (s ,x  1 , . . . , x n x ) — h(s,x  1 , . . .  , x n x )
^  emai) (4-8)H (s ,x  i , . . . , X N x )
where the circuit parameters aq, . , . ,  x ^ x  can be varied over a certain range around the 
nominal design point and emax is the maximal error allowed by the user. Symbolic sim­
plification methods are implemented in simulators like ISAAC [106], SYNAP [110], ASAP 
[107], SSPICE [112] in [143] and [144]. Since the approximation should be valid in the 
whole frequency range, all coefficients a,i and b{ in equation (4.1) need to be simplified 
separately up to an error emax [118]. Additionally, the actual errors on the different co­
efficients may have opposite sign which requires the accuracy of poles and zeros to be 
observed [107]. The requirement to obtain a correct approximation under all conditions 
results in the necessity to (partially) expand each individual coefficient polynomial a* and 
b{, especially because the generated exact expressions are not always cancellation-free, in 
which case an (at first sight) unimportant term can become dominant after the cancella­
tions have been carried out. As a result, the time complexity of these algorithms grows 
with circuit size and their application is limited in the case of filter circuits to networks 
in the range of 40 nodes and in the case of semiconductor circuits to networks with not 
more than 15 transistors [102]. From these facts it can be concluded that simplification
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techniques are helpful to improve the insight into circuit behaviour of moderately sized 
networks only. For model generation and repetitive formula evaluation, e.g. tolerance 
analysis, however, there exist more efficient approaches.
Hierarchical Decomposition
The hierarchical decomposition approach relies on the observation that the number of 
terms in a symbolic expression can be reduced by using a sequence of expressions format. 
To illustrate this, the ladder circuit of Figure 4.4 is considered again. Instead of using 
a single expanded expressions, the output impedance is now described by a sequence of 
small nested expressions:
Vi =  Gu
Y2 =  Yi +  G2, 
y 2g 3
3 Y2 + G3 ’
y4 =  Y3 + Gi. (4.9)
The calculation of this sequence requires only 3 additions, 1 multiplication and 1 division 
whereas the calculation of the expanded expression in equation (4.3) requires 6  additions, 
5 multiplications and 1 division. In case of larger ladder circuits with many resistors, the 
number of terms in a sequence of expressions is given as [89]
, T/ x f 2.5n — 2 for n even .
N(n) = I (4.10)
|  2.5n — 1.5 for n odd
which exhibits a linear growth with respect to the number of resistors n contrary to the 
exponential growth of terms in the expanded expression (eq. 4.5). As a result, a 100 
resistor ladder circuit can be described using a sequence of expression with 248 terms only 
(as opposed to 102 0  terms using the expanded expression format). Consequently, if one 
wants to extend the capabilities of symbolic analysis to large scale circuits, the only way is
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to avoid the single expanded expression description but to use a sequence of expressions.
In this respect, an interesting method which can exploit the topology of the circuit is 
the use of hierarchical decomposition [89, 136]. The circuit is recursively decomposed into 
more or less loosely connected subcircuits as illustrated in Figure 4.5. The hierarchical
Vout
Vin
A)  ( b ;  ( c j  ( d )  Ce; 
a) hierarchical circuit partitioning b) partition tree
Figure 4.5: Hierarchical circuit partitioning and corresponding partition tree
partitioning is modelled by an partition tree. After partitioning, the lowest level subcircuits 
(leaves of the partition tree) are analysed separately by the symbolic simulator resulting 
in the following sets of symbolic network functions:
Ha = fA{s ,XA), (4.11)
Hb = f B(s ,XB), (4.12)
Hc =  f c ( s , X c )t (4.13)
H d = fD (s ,XD), (4.14)
He = fE{s ,XE), (4.15)
where X y  is the set of circuit parameters of the subcircuit Y.  By proceeding the partition 
tree bottom up, the network functions of the nonleaf subcircuits are obtained without 
expansion in terms of the composing subcircuits. For subcircuits 2 and 3, this is in terms
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of the above leaf network functions
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H2 = f 2(s,HA,H B), (4.16)
Hz =  M s ,  He, H d , H e ). (4.17)
Finally, the top-level network function of the complete circuit is given as
Hi = f i ( s ,H 2,H 3). (4.18)
The result of the hierarchical procedure is a sequence of small expressions having a hi­
erarchical dependence on each other. The technique of hierarchical decomposition allows 
symbolic analysis of large-scale analogue circuits. Both the CPU time for symbolic analy­
sis and the number of operations needed to numerically evaluate the obtained expressions 
increases typically linearly (quadratically in the worst case) with circuit size [103].
Implementations of the hierarchical approach are FLOWUP [145] using signal-flow- 
graph analysis and SCAPP [89] using matrix based analysis. Since hierarchical decom­
position yields very compact symbolic expressions, this approach is useful for repetitive
formula evaluation within iterative applications as circuit optimization and tolerance anal­
ysis. The hierarchical symbolic approach can here provide a much more efficient solution 
compared to numerical simulation in terms of computational effort [117]. Non of these 
techniques, however, provide any approximation, which is important to obtain insight into 
the behaviour of semiconductor circuits.
4 .1 .6  C onclusion
In the above sections, an overview of the different symbolic techniques available today 
and their properties has been presented. The demands for the usability of a method in 
tolerance and sensitivity analysis within the design process are as follows
• possibility to analyse the influence of all circuit elements with arbitrary value range
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76
• good accuracy over the whole frequency range,
• applicability to large scale circuits,
• efficiency in terms of numerical evaluation time.
Since statistical analysis is a highly iterative task which typically requires many circuit 
simulations, computational efficiency is the essential point. Symbolic analysis requires 
only one simulation run to analyse the circuit, and successive evaluations of the results 
replace the need for any time intensive numerical iterations through the simulator. As a 
result, symbolic analysis has been proven to be more efficient than numerical simulation 
in iterative applications, e.g. [94, 129, 146].
A comparison of the above requirements with the presented symbolic approaches shows 
that the hierarchical decomposition technique is the best solution. From the available 
hierarchical approaches, SCAPP (Symbolic Circuit Analysis Program with Partitioning) 
[89] has been selected as one of the modern simulators with high performance. It provides 
an efficient fully symbolic analysis capable of handling large scale circuits. The statistical 
methods presented in the next chapters are based on the obtained sequence of expressions 
generated by SCAPP. Novel sensitivity and tolerance analysis procedures are developed 
which are significantly faster than previously suggested approaches. As a result, statistical 
analysis even for large scale circuits becomes feasible in reasonable simulation times during 
the design process, thereby enhancing the quality of the product.
The next section describes the hierarchical symbolic approach of SCAPP and its rele­
vant properties concerning the sensitivity and tolerance analysis procedures presented in 
this thesis.
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4.2 H ierarchical Sym bolic A nalysis
Hierarchical symbolic analysis in SCAPP follows the route:
1 . binary circuit partitioning
2 . subcircuit analysis
3. upward hierarchical analysis
These three steps are explained in the following sections.
4.2.1 B in a ry  C irc u it P a r ti t io n in g
Any hierarchical network approach requires circuit partitioning. SCAPP is based on a 
recursive binary partitioning process. The circuit is decomposed into two subcircuits, 
ideally of similar size. The subcircuits, in their turn, are partitioned into two subcircuits, 
and so on. This process is then modelled by a Binary Partition Tree (BPT). For the 
circuit of Figure 4.5, the binary partitioning and the corresponding BPT are illustrated 
in Figure 4.6. By introducing the new intermediate subcircuit 4 (consisting of C and E)
a) binary circuit partitioning
Vout
b) binary partition tree
Figure 4.6: Binary partitioning and corresponding binary partition tree
the partitioning shown in Figure 4.5 is transformed into the binary partitioning of Figure
CHAPTER 4. A REVIEW  OF SYMBOLIC ANALYSIS  78
4.6. The leaves, A, B , C, D and E , of the BPT refer to the smallest subcircuits (terminal 
blocks). The other nodes of the BPT, 1, 2, 3 and 4, refer to the complete circuit at highest 
hierarchical level and to the intermediate subcircuits (middle blocks) respectively.
The partitioning aims at decomposing the circuit into loosely connected subcircuits. 
In this respect ” loosely connected” means that the number of tearing nodes between sub­
circuits is minimal which guaranties most efficient symbolic analysis. For this purpose, 
automatic network partitioning as suggested in [147, 148, 149] is most adequate. In ad­
dition, SCAPP allows for user defined subcircuits, which is appropriate for the typical 
design process where a circuit is developed using blocks out of a library.
4.2.2 Subcircuit Analysis
Subcircuit analysis refers to the characterisation of the terminal blocks (the leaves in 
the BPT) in terms of their electrical behaviour. SCAPP is based on Modified Nodal 
Analysis (MNA) [150]. The advantage of MNA is that it is able to describe all types of 
controlled sources. A Laplace Transform representation of the admittance values of the 
circuit elements is used in the formulation of the network equations. The MNA equation 
set has the following structure:
( s x m ; )
where V  is vector containing the node voltages, I  contains the branch current variables, 
Yn is the modified nodal admittance matrix, B, C and D  are the contributions of the 
branch current relationship equations, J  and E  represent the independent current and 
voltage sources respectively.
Once the MNA equation set has been generated, the next step is suppressing all the 
internal variables of the subcircuit by applying Gaussian elimination. The result is a set 
of Reduced Modified Nodal Analysis (RMNA) equations which describes the electrical be-
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haviour in terms of the external node voltages and branch currents. The benefit of variable 
suppression is a reduction in the size of the matrices and an elimination of information 
not needed for the analysis at higher hierarchical level. For illustration, the circuit of
(0.6 V(R8)
a) circuit and its partitioning b) BPT
Figure 4.7: A simple circuit, its partitioning and its BPT [89]
Figure 4.7 is considered. The MNA matrix equation of the terminal circuit a is
Gi -G i 0 0 x
—G\ G\ + sCs —sC$ 1
0 —sC$ sC^ +  G4 0
0 1 -F2 0
Vi > (  j A
v2 J2
V3 Js
12 ) { 0 )
(4.20)
Gaussian elimination is applied to remove the internal variables V2 and i2 - Herein J2 is set 
to zero because no current is entering subcircuit a at terminal 2  form the other subcircuit. 
The RMNA description of terminal circuit a becomes
G\ - G 1H2 \  (  vi \  _  f
0 S C 3 +  G 4 -  SC3H2 J \  vs J V J3
(4.21)
which only contains dependencies in terms of the external voltages v\ and v% and the 
currents J\ and J 3 entering the subcircuit at the terminals n l and n3 from the outside 
world. Similarly, the RMNA description of circuit b becomes
G5 —Gsfj-e \  /  V3 \  _  /  J 3
0 sCl + G8 — sG7/i6 j  \ vb J \  Jb
(4.22)
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4 .2 .3  U p w ard  H ie ra rc h ic a l A n a ly sis
Once an electrical characterisation of each terminal block has been generated, the be­
haviour of higher level subcircuits is calculated. The RMNA matrices of two lower level 
subcircuits are used for the description of the subcircuit on the next hierarchical level. 
The first step is to combine the two RMNA equations of the subcircuits according to their 
connectivity. Terminal block a and 6  of Figure 4.7, share the node n3 and ground. The 
matrix equation which describes circuit 1  as the interconnection of a and b is
Gi -G i/ i 2  0  \ /  Vl  \
(4.23)0  sCs +  G4  — sCsfl2 +  G5  —G5H6 V3 — J 3
0  0  SC7 + G% — sC^fiQ }  \ v$ )  \  ^ 5  j
The algorithmic details of the hierarchical combination of two RMNA matrices are de­
scribed in [89].
After combination of the two RMNA matrices, the second step is to suppress all the 
new internal variables of the higher level subcircuit. Applying again Gaussian elimination, 
a RMNA equation system is generated. For the circuit 1 of Figure 4.7, the elimination of 
the variable V3 (set J 3 =  0) results in
(  Gl sCs+gI - I c m +Gs W  Vl ^ ^ ( 4  24)
\  0 sCV +  Gs — sC-jiiq )  \  v5 J  \  /
The combination of RMNA matrices is recursively applied while proceeding the BPT 
bottom up. When the root of the BPT is reached, a characterisation of the circuit at 
highest hierarchical level in terms of the requested external input and output variables 
has been generated.
The final RMNA equation system can easily be used to derive network functions. 
Defining for example the input terminal to be n5 and the output terminal to be n l  the 
transfer function of circuit 1 of Figure 4.7 is
H ( s )  =  M s )
V5 (5) J1 = 0  ^ 1  s^3 +  G4  — sCsfJ,2 +  G 5
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4.2.4 Sequence of Expressions(SOE)
The output of SCAPP is a sequence of expressions (SOE) which describes the network 
function requested by the user. The SOE is generated by storing the arithmetic opera­
tions accomplished during hierarchical analysis. Terminal block and upward hierarchical 
analysis produce for each subcircuit a matrix equation
M L  =  R  (4.26)
where M  is a RMNA matrix and L and R  are the respective external voltage and current
variables. The arithmetic operations for the generation of M  are stored in a sequence
of nested expressions as illustrated in Table 4.1. The last expression Hie refers to the 
transfer function of the circuit defined as in equation (4.25).
(sub) circuit RMNA matrix M SOE expressions
a
(  G1 - G lfi2 \  = 
y 0  sC3 -f C? 4 — sC3fl2 J 
(  i He \
\  o H7 J
=  G1 
H2 = P>2 
H3 = C3
HA =  g 4
Hg = s - H3
He = - H l 'H 2
h 7 = H5 + H4 - H 5 -H2
b
f  G$ —Gene \  _  
\  0 sC7 +  Gg — sCjpie J 
(  Hs H u  \
\  0 H u  J
H i =  G5 
Hq =  fie 
H 10 = C7 
H n  = Gg 
i f  1 2  =  s • Hio 
H \3 = - H g - H 9 
H u  — H \2 -1- H n  -  H \2 ' Hq
1
/  r<, —GiH2Gsn% \
( U1 SC3+G4-SC3»2+G5 \ _
\  0  sC’j + Gg — sC7p,e J 
(  H x H 15 \
\  0  H u )
He ■ H 13 
Hl5 =  H 7 + Hs 
tt _  H uH 1 6  -  H i
Table 4.1: Storing of arithmetic operations in a SOE
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An important observation is that in electronic circuits the number of elements con­
nected to a node (excluding ground and power supply nodes) is limited by a constant K  
which is in the order of 6  in the worse case. Then the MNA matrices are sparse and it is 
shown in [89] that the number of terms and arithmetic operations in the SOE grows only 
linearly with circuit size. The SOE approach is therefore superior to numerical simulation 
in terms of simulation time and can be used for fast numerical evaluation of the circuit’s 
behaviour. For this reason, the SOE approach is best suited for tolerance and sensitivity 
analysis.
Finally, it should be noted that there exist also non-hierarchical methods to derive 
very compact SOEs purely using algebraic techniques. Examples for such techniques can 
be found in [151, 152].
4.3 Summary
In this chapter the state of the art of symbolic analysis of analogue circuits has been 
reviewed. The usefulness of symbolic simulation for highly iterative tasks as sensitivity and 
tolerance analysis has been concluded. For the examination of today’s large scale circuits, 
the hierarchical approach of [89] is adopted in this thesis. The outcome of the hierarchical 
approach is a sequence of expressions describing the requested circuit behaviour(s). This 
SOE is used in the next chapters to develop novel methods for efficient symbolic sensitivity 
and tolerance analysis of large scale analogue circuits.
Chapter 5
Hierarchical Sym bolic 
Sensitivity Analysis
In this chapter, hierarchical symbolic sensitivity analysis procedures for large scale ana­
logue circuits are presented. An introduction to numerical and symbolic sensitivity meth­
ods is given. Previous hierarchical SOE approaches for fast sensitivity computation are re­
viewed and their limitations concerning multi-parameter sensitivity analysis are explained. 
The limitations mainly refer to the large number of arithmetic operations required when 
the sensitivities with respect to many parameters need to be determined. Two novel 
methods are described which overcome the limitations:
• the balanced symbolic sensitivity analysis,
• the parallel symbolic sensitivity analysis.
The first method reduces computational complexity by applying a hierarchical balanced 
partitioning strategy. The second one uses the SOE to calculate the sensitivities with 
respect to all parameters in parallel. Experimental results are presented to illustrated the 
applicability and effectiveness of both approaches.
83
CHAPTER 5. HIERARCHICAL SYMBOLIC SENSITIVITY ANALYSIS
5.1 Introduction
84
A classical approach to assess the tolerance of a circuit behaviour H  is to simulate the 
circuit under different parametric conditions X  around the nominal design point Xq .  A 
popular representative of these approaches is the Monte Carlo analysis. Unfortunately, in 
most practical applications, hundreds or thousands of simulations need to be performed to 
get reliable results which makes the Monte Carlo analysis very time consuming, especially 
for large scale circuits. Consequently, this technique normally cannot be used in the design 
process.
Sensitivity analysis is here an effective alternative to investigate the influence of para­
metric deviations. In many cases the strays of the parameters AX{ =  X{ — xiq are not too 
large and the deviation of H  can be calculated using a linear approximation:
NX dH
A H  = E dxi=i
• A Xi. (5.1)
where N x  is the number of circuit parameters. The partial derivatives in this equation 
are called sensitivity functions:
s e n { H , X i ) ( X 0) =  ^  dXi
(5.2)
* 0
where the differentiation is normally performed at the nominal design point Xq.  Typically, 
the calculation of equation (5.1) can be done much faster than performing a Monte Carlo 
analysis, as long as there are efficient sensitivity analysis methods available. More rigerous 
estimations for the circuit tolerances than that one of equation (5.1), can be obtained by 
using the sensitivity functions within the root sum square technique [153], or with help of 
worst case analysis [154] (see Chapter 6 ).
Applications of the sensitivity functions are by far not restricited to tolerance analysis. 
Examples for further applications are:
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• to lerance design: the aim of tolerance design is not to estimate the circuit toler­
ances but to increase yield. Algorithmic methods can help the designer to solve this 
task. The algorithms choose the nominal design point X q  (’’design centering”) or the 
component tolerances (’’tolerance assignment”) such that yield is increased. Herein 
sensitivity information is required to direct the search for the optimal solution in 
the parameter space (gradient method) [155]. Additionally, since the sensitivities 
are a measure for the influence of parametric deviations, the tolerance behaviour of 
a circuit can be optimized by minimizing the sensitivity functions [156].
• fault diagnosis: sensitivity functions can also be applied to analogue circuit fault 
diagnosis [28, 53, 157]. Using measurement results and sensitivity equations, com­
ponent parameter values are calculated. As a result, parametric deviations faults 
can be diagnosed and located.
• c ircu it op tim ization: the goal of circuit optimization is to choose the component 
parameter values such that the simulated behaviour fits the specified one. Mathe­
matically, such tasks can be formulated as non-linear optimization problems. Meth­
ods for electronic circuit optimization are typically based on gradient methods (e.g. 
Fletcher-Powell) and therefore require sensitivity information [158]. Further appli­
cations of sensitivity information in design optimization can be found in [159].
This summary shows that sensitivity analysis plays an essential role in analogue circuit 
design.
Principally, there exist two different methods for the calculation of sensitivity func­
tions: numerical and symbolic methods. Classical numerical techniques are the sensitivity 
network approach [160] and the adjoint network approach [161]. The first method is ad­
vantageous in investigating the sensitivities of many circuit outputs with respect to one 
circuit parameter, whereas the second one is best suited for the determination of the sen­
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sitivities of one output to many parameters. In [162] the sensitivities of poles and zeros in 
linear systems are considered numerically. However, sensitivity analysis typically needs to 
be applied several times within iterative tasks (see summary given above) and numerical 
methods require a complete new solution of the system matrix at each new frequency and 
parameter point.
Symbolic analysis expresses the network function in terms of the frequency variable s 
and the circuit parameters X .  Consequently, it is an appropriate technique for sensitivity 
analysis, especially when the behaviour at many frequency points and parameter values 
should be investigated [101]. In direct symbolic approaches, e.g. [163, 164, 165, 166], 
the sensitivities can be extracted as the coefficients of the terms in the network function 
containing the respective parameter. However, the drawback of these procedures is that 
the number of terms grows exponentially with circuit complexity. As a consequence, 
the direct symbolic approach is inadequate for sensitivity analysis of today’s large scale 
systems [164],
In the last chapter, the hierarchical symbolic approach of [89] has been presented which 
describes the network function by a SOE. The benefit of the SOE approach is that the 
computational expense depends only linearly up to quadratically on circuit complexity. 
This makes the SOE method best suited for sensitivity analysis of large-scale electronic 
circuits.
5.2 Sensitivity Analysis based on 
Sequence of Expressions
The SOE approach has originally been used for sensitivity analysis in [167, 168, 169]. The 
principle of these techniques is illustrated with the following example:
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1  
0
d H 3 d H j  _  d H 3 d H x _  d H x
d H j  dGi  ~  d H x d G i  ~  ' d G x
° (5.3)
0
d H 6 d H j  _  d H 6 d H 3 _  H }  d H 3
d H j  dGi  ~  d H 3 d G i  ~  (H 3 + H A)2 ’ dG i
d H 7 d H j  _  d H 7 d H 6 _  d H 6
^  d H j  dGi  ~  dH$ d G i  ~  ' d G xj< 7 3
On the left hand side of this equation set the SOE for the output admittance H  = I 4  of 
the resistive ladder circuit of Figure 4.4 (Page 70) is shown. On the right hand side the 
sensitivity of H  with respect to the admittance G\ is calculated. Sensitivity analysis is 
performed sequentially by computing for each expression Hi of the nominal SOE the partial 
derivative thereby generating a sensitivity SOE with as the new expressions. 
Generally, within the SOE for the nominal behaviour there exist two different types of 
expressions:
• ty p e  1  expressions directly depend on a circuit parameter x.
Examples: H\ =  Gi, H 2 =  G2 , H 4 =  G3  and H$ = G4 in (5.3).
• ty p e  2  expressions depend on predecessing expressions of the SOE.
Examples: H 3 = H\ +  # 2 > Hq =  ^z+Hi anc* H 7 = Hq + H 5 in (5.3).
To each type of nominal SOE expression there corresponds a respective type of sensitivity 
expression in the sensitivity SOE:
sensitiv ity  o f ty p e  1 expressions: |  °° (5.4)
ox [  0 : Hi ^  x
sensitiv ity  o f ty p e  2 expressions: =  £ « § < « &  (5.5)
ox *—?. oHj ox3<t 3
d H x
H x =  G i d G i
d H 2
h 2 =  g 2 d G i
d H 3
h 3 =  H x +  i f 2 d G i
H a =  c 3
d H i
d G i




H 3 H i d H G
H 3 +  H i d G i
h  =  h 7 =  h 6 +  h 5 d H 7
dGi
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where the summing condition j  < i in (5.5) is a consequence of the fact that within the 
nominal SOE there exist only backward dependencies
= 0 for j  > i .  (5.6)
Using equations (5.4) and (5.5) a separate sensitivity SOE is generated for each circuit 
parameter x.
5.2.1 Implementational Aspects
The implementation of SOE sensitivity analysis is guided by the following two 
observations [168]:
• Typically, only a few equations in a SOE depend on a distinct parameter.
Example: in equation set (5.3) only Hi, H%, Hq and Hj  depend on G\.
• the summing in equation (5.5) usually generates only a few product terms |j|j- 
Example: in (5.3) the calculation of requires only one product term because Hr 
depends merely on Hq and Hq where is zero.
The above observations have been used in [168, 169] for an effective implementation of 
SOE sensitivity analysis by performing calculations only on those equations which are 
influenced by a distinct circuit parameter. An expressions graph has been defined in [168] 
to find a minimal set of SOE sensitivity equations.
D efinition 5.1 (E xpression G raph) The expression graph of a SOE is a directed graph 
where
• each SOE expression Hi is represented by a node N{ and
• the dependencies between the SOE expressions are represented by edges: there exists 
a directed edge (j , i) from node Nj to node N{ if and only if expression Hi depends 
explicitly on Hj.
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The expression graph of the nominal SOE of equation (5.3) is illustrated in Figure 5.1. 
Since there exists only backward dependencies within the SOE (see equation 5.6), the






















Figure 5.1: SOE and its corresponding expression graph
expression graph contains no loops. The expression graph can therefore be classified as a 
Directed Acyclic Graph (DAG). Before using the expression graph for sensitivity analysis 
it is worth noting the following correspondences between the DAG and the SOE:
• to each leaf node of the DAG there corresponds a type  1  expression in the SOE. 
This expression directly refers to a circuit parameter.
• to each non-leaf node of the DAG there corresponds a type  2  expression in the 
SOE.
• the root of the DAG corresponds to the netw ork function H  calculated by the 
SOE.
Sensitivity calculation with respect to a parameter x follows the DAG paths bottom-up, 
starting at the leaf representing the circuit parameter x and ending at the root representing
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the network function H  [168]. In terms of the DAG, the sensitivity equations (5.4) and
(5.5) become
dHfor leaf node Nx which refers to x  : ----- =  1 (5.7)x
for all non-leaf nodes N{ which lie
on a path from leaf N x to the root : - 7^ -  =  Y ' 7 7 7 7 - (5.8)ox , . ^ dHj ox ( j , i )eDAG 3
Thereby the summing condition is a consequence of the fact that the DAG edges represent 
the explicit dependencies between SOE expressions. The next step is to define weights for 
the DAG nodes and edges as follows
dH'node weight for N{ : ni := ——, (5.9)Ox
dH'edge weight for edge {j,i) : w(j,i) := (5.10)
These weights can be used to formulate the sensitivity equations (5.7) and (5.8) completely 
in terms of the DAG:
for leaf node Nx which refers to x  : n x = 1 (5.11)
for all non-leaf nodes Ni which lie
on a path from leaf Nx to the root : nj =  ^  w{j,i) r i j .  (5.12)
( j , i ) eDAG
This shows that SOE sensitivity analysis is equivalent to a corresponding signal-graph 
problem [170]: the corresponding signal-graph is the DAG with edge weights according 
to equation (5.10). The input nodes are the DAG leaves. The weight of the leaf x is set 
to 1 (equation 5.11) and the weights of all other leaves are set to zero. The sensitivity is 
obtained as the weight of the root (root=output node), after the node weights have been 
propagated along the paths from the leaf to the root according to equation (5.12). Using 
the weighted DAG, only those SOE expressions which depend on x  are examined thereby 
reducing the number of terms during sensitivity analysis. For example, the weighted DAG 
equations for the calculation of J^r- are
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Tl\ — 1
n 3 =  iy(l ,3)ni
n 6  =  w(3,6 ) n 3  ( 5  13)
=z m  = w{o,7)ne
dGi
tt2
where u>(l, 3) =  iu(6 , 7) =  1, w{3,6) =  4
(tf3 +  tf4)2
The sensitivity equations become very compact using the DAG.
5.2.2 Computational Aspects
Using the procedure described above, a term w(j,i)rij is generated for each edge crossed 
while traversing, bottom-up, the paths which start at the DAG leaf x and end at the 
DAG root H. Consequently, the expense for sensitivity analysis with respect to a single 
parameter x  is proportional to the lengths of paths1 from the leaf x  to the root. Based 
on this observation, the expense of sensitivity calculation considering a single parameter 
x  was reduced in [169] as follows: during the SOE generation with SCAPP, MNA-matrix 
rows containing the parameter x are eliminated only when the highest hierarchical level 
is reached. As a result, the parameter x occurs only in the last few SOE expressions and 
the lengths of the DAG paths from x to H  are reduced.
However, this procedure causes other MNA-matrix rows to be eliminated more early 
and produces longer DAG paths for other parameters. As a consequence, this method 
doesn’t help in the multi-parameter case, and the simulation expense grows significantly 
with circuit size when the sensitivity of many or all parameters is required [169]. This 
method is therefore not optimal for the use within the design process where typically the 
influence of all parameters needs to be considered (see for example equation 5.1).
1The length of a path is defined as the number of path edges.
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5.3 Balanced Symbolic Sensitivity Analysis
The goal of this section is to develop a method which reduces the expense of multi- 
parameter SOE sensitivity analysis. To achieve this goal, the average lengths of leaf-root 
DAG paths needs to be minimized. Theoretically, this task can be formulated as an graph 
optimization problem with the following cost function and degrees of freedom:
• cost function: average length I d a g  of DAG leaf-root paths.
• degrees of freedom: 1. Gaussian elimination sequence of the circuit variables,
2. structure of Binary Partition Tree (BPT) which mod­
els the hierarchical analysis (see Section 4.2).
Unfortunately, both the number of different elimination sequences and the number of 
different BPTs is very large. Given nv circuit variables and a decomposition of the network 
into m  terminal blocks, the first one grows as nv\ and the second one even faster than m!. 
For this reason, exhaustively trying all elimination sequences and BPT structures would 
require an unrealistically huge amount of computing time. The solution of this dilemma 
is to apply a heuristic which has been introduced in [171]. The heuristic is easy to handle 
and yields a near optimal solution. The basis for the heuristic is the structural similarity 
of the BPT and the expression graph DAG. This similarity will be explained in the next 
section.
5.3.1 Binary Partition Tree and Expression Graph
An interesting observation is that the structures of the BPT and the DAG are strongly 
related. For illustration, the resistive ladder circuit of Figure 5.2 is considered. The 
terminal blocks for the hierarchical symbolic analysis are given as the encircled partitions. 
In the case of a 2-stage ladder circuit (K  = 2) the BPT, the resulting SOE for the output
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admittance and the corresponding DAG are illustrated in Figure 5.3.
T1 T2 T K





h 7 = h 6 + h 5
Hf. =  JjaU'L.
126 h 3+ h 4
h 5 = g 4 
h 4 = g 3 N4 /
h 3 = h 1 + h 2




Figure 5.3: BPT, SOE and DAG (2-stage ladder circuit, output admittance)
Node Correspondence
As illustrated in Figure 5.3, each node N BPT of the BPT corresponds to a set of equations 
in the SOE. These equations were generated while calculating the RMNA matrix of the 
circuit block which is represented by the node N BPT. As a result, to each node N BPT 
there corresponds a set of nodes in the DAG. This correspondence is indicated in the DAG
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of Figure 5.3 by encircled node sets and is summarized in Table 5.1. In the following, the
BPT nodes corresponding DAG nodes
T1 { N l , N 2 , m }
T2 {iV4,iV5}
T1&T2 {iV6,N7}
Table 5.1: Node correspondence between BPT and DAG (2-stage ladder circuit)
correspondence between a BPT node N BPT and a DAG node N DAG is formally indicated 
by the mathematical relation N BPT ~  N DAG.
Edge C orrespondence
The BPT edges reflect the dependency between different hierarchical blocks. The DAG 
edges represent the mathematical dependencies between different SOE expressions. Con­
sequently, a correspondence between the BPT and DAG edges can be expected. This 
correspondence is the content of the following theorem.
T heorem  5.1 Let N BAG, N BAG be two DAG nodes and N BPT, N BPT the corresponding 
BPT nodes: N BPT ~  N BAG, N BPT ~  N BAG. There exists an edge (j, i )dag between the 
DAG nodes N BAG and N BAG only if
• either N BPT =  N BPT,
• or there exists an edge in the BP T between the corresponding B P T  nodes N BPT and 
N BPT. This edge is called the corresponding BP T edge (j, i)b p t  ~  (j, i )d a g -
The reason behind this theorem is that when expression Hi depends on H j , then
• either the two expressions Hi and Hj are calculated within the RMNA analysis of 
the same circuit block (N BPT =  N BPT),
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• or the circuit block whose RMNA analysis has generated expression H j , is a consti­
tuting sub circuit of the circuit block whose RMNA analysis has generated expression 
Hi. In such a case, N PPT refers to a constituting subcircuit of the circuit block which 
is represented by N PPT.
To illustrate this situation, the edge correspondence of the BPT and DAG of Figure 5.3 
is summarized in Table 5.2. The DAG edges (iV6,iV7), (N2,N3)  and (N1,N3)  have no
BPT edge corresponding DAG edge(s)
(T2,T1&T2) (iV5,N7)






Table 5.2: Edge correspondence between BPT and DAG (2-stage ladder circuit)
corresponding BPT edge because they refer to SOE dependencies between expressions 
generated during the RMNA analysis of the same circuit block (first case of Theorem 5.1).
P a th  C orrespondence
As a consequence of the node-node and edge-edge correspondence between the BPT and 
the DAG, there is a close similarity between the leaf-root paths of the BPT and of the 
DAG. Given any arbitrary leaf-root path (N PAG, . . . ,  N ? AG) in the DAG, the correspond­
ing BPT path is defined as that path of the BPT which is generated by visiting the corre­
sponding BPT nodes N ? PT, . . . ,  N PPT, N PPT ~  N ? AG j  = 1 . . .  k. Thereby Theorem1 Ac J J
5.1 guarantees that within the BPT node sequence N PPT, . . . ,  N PPT two successive nodes
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N PPT, N PPP are either identical (N PPT = N ppp , case 1 of Theorem 5.1) or connected 
by an BPT edge ( j ,  j  +  1 ) b p t  (case 2 of Theorem 5.1). Therefore the existence of the 
BPT path visiting the nodes N PPT, . . . ,  N PPT is guaranteed. In the case of the 2-stage 
ladder network, the BPT/DAG path correspondence is shown in Table 5.3.
BPT paths DAG paths
(T2,T1&T2) ( m ,N 7 )  
(iV4, iV6 , N7)
(T1,T1&T2) (N 2 ,N 3,N 6,N 7)
( N l ,N 3 ,m ,N 7 )
Table 5.3: Path correspondence between BPT and DAG (2-stage ladder circuit)
5.3.2 Balanced Binary Partition Tree
Using the results developed in the last section, the DAG path lengths can be approxi­
mately minimized by applying a heuristic. Because of the strong relationship between 
BPT and DAG paths, the following assumption seems to be sensible: ’’The longer a path 
of the BPT, the longer are the corresponding paths in the DAG.” For justification of this 
assumption, a 4-stage ladder circuit2  according Figure 5.2 is considered. The SOE de­
scribing the output admittance Yout = H  of this circuit is
2A  2-stage ladder circuit is a too simple example in this situation because the respective BPT  
(Figure 5.3) contains only paths of length 1.
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# 1  =  Gi
# 5  = G
h 9 =  G q
G 2
#10
# 7  # 8  
# 7  + # 8
H i  4- H 2
# 1 1 =  # 1 0  +  # 9
G 3
# 1 2 =  g 7
4
H 3 H 4
#13 =  Gg
H 3 +  H A 
H 6 +  H 5
#14
# 1 1  # 1 2  
# 1 1  +  # 1 2
#  =  #15 II £ + CO
(5.14)
Hs =  G5
The BPT which has been used for hierarchical analysis and the DAG modelling the out- 
coming SOE are illustrated in Figure 5.4. The length of the corresponding BPT and DAG 
paths are compared in Table 5.4. These results verify the above assumption. Moreover, 










Figure 5.4: BPT and DAG of 4-stage ladder circuit
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BPT path path length DAG path path length
(T4,l) 1 ( N U , N 1 5 ) 1
(A^ 1 2 , ATx4, N i s ) 2
(T3,2,1) 2 ( N 9 , N 1 U N 1 4 , N 1 5 ) 3
( N 8 , N 1 0 , N i U N u , N 1 5 ) 4
(T2,3,2,1) 3 ( N 5 , N 7 , N 1 0 , N 1u N u , N 1 5 ) 5
( N 4 , N e , N 7 , N 1 0 , N n , N u , N 1 5 ) 6
(Tl, 3,2,1) 3 (iV2, jv3, iV6, iV7, AT10, N 1 U N U , N 1 5 ) 7
( N \ , JV3, JV6, N j ,  N \ o ,  N l u N u , N 1 5 ) 7
Table 5.4: Comparison of BPT and DAG paths length
of corresponding BPT and DAG paths are approximately proportional to each other
Ib p t  oc Id a g • (5.15)
Because of this situation, the following heuristic will be applied:
B P T  heuristic  1 : A minimization of the average leaf-root path length Id a g  
in the DAG is achieved by minimizing the average leaf-root path length Ib p t  
in the BPT.
This heuristic transforms the complicated DAG optimization problem into an easy-to- 
solve BPT problem. Normally, the circuit is partitioned either by the design process or 
by automatic decomposition into m  small subcircuits. These m  subcircuits are chosen as 
terminal blocks for the hierarchical symbolic analysis. Then, the BPT problem can be 
formulated as follows: which hierarchical BPT with m  leaves causes the average length 
Ib p t  of leaf-root paths to be minimal? As known from graph theory the solution is a 
maximally balanced BPT. Consequently, the BPT heuristic can be finally formulated as 
follows [171]:
B P T  heuristic  2: Let a circuit be partitioned into m  subcircuits. A mini­
mization of computational expense of SOE sensitivity analysis is achieved by
CHAPTER 5. HIERARCHICAL SYMBOLIC SEN SITIVITY  ANALYSIS  99
choosing a m axim ally balanced B P T  with m leaves for the hierarchical SOE 
generation with SCAPP.
5.3.3 C o m p u ta tio n a l B enefit o f th e  B alan ced  A p p ro ach
For the estimation of the computational benefit of the balanced strategy, the two extremes 
according to Figure 5.5 are considered: a totally unbalanced BPT and a maximally bal­
anced BPT. The respective average lengths of the leaf-root paths are given by
Figure 5.5: Totally unbalanced (left) and maximally balanced (right) BPT
Ibpt  (unbalanced) = 171 ^   ^ — L ? (5.16)
2 m
Ibpt  (balanced) = log2 m. (5.17)
In the case of practical circuits (sparse systems, number of circuit elements connected to a
distinct node is limited by a constant) the number of expressions required for the calcula­
tion of the RMNA-matrix of each block is bounded by a constant K\ [89]. Consequently, 
the number of arithmetic operations required for differentiating the expressions within a 
single RMNA matrix is also limited, say by a constant K 2 . Then, using (5.16) and (5.17) 
the cost for all-parameter sensitivity analysis is given by
cost (unbalanced) «  N x K 2 Ibp t (unbalanced)
=  (5-18)
CHAPTER 5. HIERARCHICAL SYMBOLIC SEN SITIVITY ANALYSIS  100
cost (balanced) «  N x  K 2 IBPT (balanced)
=  N x  K 2 log2  m. (5.19)
A common measure for circuit size is the number of circuit nodes n. In practical circuits, 
the number of terminal blocks m  and the number of circuit parameters N x  are both 
proportional to the number of circuit nodes:
N x  = 0 (n), (5.20)
m — 0(n). (5.21)
Then, (5.18) and (5.19) become
cost (unbalanced) =  0 (n 2) (5.22)
cost (balanced) =  0 (n lo g 2 n). (5.23)
This shows that the balanced strategy is expected to reduce considerably the cost for 
sensitivity analysis. The acceleration factor is n /log 2 n. The balanced strategy therefore 
reduces computation time especially in the case of large scale circuits.
5.3.4 Experimental Results
To examine the benefit of the balanced approach, practical circuit examples will be ana­
lysed. The number of arithmetic operations required for sensitivity analysis will be ex­
amined and the estimations of the last section will be verified. Both, the SOE genera­
tion according SCAPP [89] and the SOE sensitivity analysis have been implemented in 
Maple V [172]. Herein, before SOE generation starts, different BPT structures can be 
entered by the user. SOE sensitivity analysis is a two step procedure:
1. calculation of edge weights according to equation (5.10),
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2 . successive calculation of sensitivities (for each circuit parameter separately) accord­
ing to the DAG equations (5.11) and (5.12) by using the edge weights calculated in 
step 1 .
Ladder Networks
The ladder network of Figure 5.2 is an important configuration for analogue filter appli­
cations. This circuit is well suited for theoretical examinations because of the simplicity 
of its topological structure. Firstly, SOE sensitivity analysis according step 1 and 2 are 
illustrated with help of a 2-stage ladder circuit. Figure 5.6 shows the SOE describing its 
transfer function H(s) = Vout(s)/Vin(s) and the corresponding DAG. The sensitivities of 
the transfer function with respect to all 4 parameters should be calculated. The edge 
weights obtained by step 1 are shown in Figure 5.7. The sensitivity equations according
H6 =  H3 + Ha
H5 = H1 + H 2
H3 = x3 =  G3
H2 — x2 =  G2
Hx =  x1 = G 1
Figure 5.6: SOE and DAG of the transfer function of the 2-stage ladder circuit
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to step 2 (one set of equations for each circuit parameter) are shown in Figure 5.8. The
n cn dH§
w{1' 5) = m h  = 1
a  dH& 1 
" (3’6 ) = Sf l3=1
t l  l7\ d H T ,
w{3' 7) = W 3 = 1
d H 8 1 
d H 3 H 7
w( 3,8) =
„(1,9 ) = g £  = *
U,(3’10)=^ =H8
/n i i \  1
w ( 9 ’ 1 1 ) =  =
w(2,5) =  g g  =  l,
^(5? 7) = = 1,
w(7>8) = m? = jjfyi 
™(M) = w t  =
*(6,10) = ^  = l,
™(10>ll) = fg£ = i&
w(8’10)=^ =ff3'
Figure 5.7: Edge weights for the DAG of Figure 5.6
quality of SOE sensitivity analysis will be measured based on the required number of 
arithmetic operations. In the above example, the calculation of the edge weights (Figure 
5.7) requires 6  multiplications and 2 additions3. Evaluating the node weight equations 
(Figure 5.8) requires 4, 4, 4, and 0 multiplications4  and 2, 1, 4, and 0 additions for the 
parameters G i, G2 , G3 and G4 respectively. Together with the edge weight equations, the 
overall cost is 18 multiplications and 9 additions.
Now, ladder circuits with different numbers of stages are examined. A totally un­
balanced and a maximally balanced BPT are used for SOE analysis. The number of 
additions and multiplications required for sensitivity analysis are shown in Table 5.5 and 
5.6 respectively. An illustration of the computational expense in dependence on the circuit
complexity is given in Figure 5.9. The comparison shows that the balanced partitioning
3Subtractions and negations are counted as additions, divisions as multiplications.
4When a node or edge weight is identical 1, the multiplication w(j ,  i ) m  becomes trivial. In such a case, 
the respective multiplication is not counted, e.g. ns =  w ( l , 5 ) n i  and n& =  w ( 7 , 8 ) n 7 in the sensitivity 
equations with respect to G\.
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w(6, 10) 716 
tu(10, 11) Tlio
Figure 5.8: Sensitivity (DAG node weight) equations for the SOE of Figure 5.6
strategy [171] causes a speed-up of sensitivity analysis. As expected, the speed-up in­
creases with circuit size. In the case of a ladder circuit with 8  stages the gain in speed is a 
factor 2  compared to the unbalanced strategy (referring to the number of multiplications 
Nmults)- For a ladder circuit with 128 stages the gain is a factor 11. By using intermediate 
BPT structures, the cost for sensitivity analysis is in between the results shown above. 
Generally, the more the BPT is balanced, the lower is the cost for sensitivity analysis.
The quality of the complexity estimations (equation 5.22 and 5.23) can be assessed by








N a d d s
2 4 9 9
4 8 61 44
8 16 261 141
16 32 1045 398
32 64 4149 1039
64 128 16501 2576
128 256 65781 6161
Table 5.5: Number of additions N adds required for all-parameter sensitivity analysis of the 
ladder circuit
number number of unbalanced BPT balanced BPT
of stages parameters N x N m u its N m u its
2 4 18 18
4 8 131 92
8 16 619 317
16 32 2651 938
32 64 10939 2527
64 128 44411 6404
128 256 178939 15561
Table 5.6: Number of multiplications Nmuits required for all-parameter sensitivity analysis 
of the ladder circuit
calculating K$ as follows:
N m u i t s
K  — J n (n + l)/2  ^ 3  ~  \  N mults




In the case when turns out to be approximately constant with increasing circuit size n, 
the estimations can be considered as good. Using the results of Table 5.6, the K 3  values 
shown in Table 5.7 are obtained. The calculated K$ values are nearly constant for larger 
n (n > 30) which shows that the formula (5.22) and (5.23) are good estimations for the 
computational complexity of multi-parameter SOE sensitivity analysis.
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n
Figure 5.9: Number of multiplications Nmuits required for all-parameter sensitivity analysis 
of the ladder circuit
horizontal axis: number of circuit nodes n 














Table 5.7: values according to equation (5.24) for different number of circuit nodes n
Large Scale B andpass F ilter
As a second example, the bandpass circuit of Figure 5.10 is analysed. This bandpass 
filter is a common benchmark circuit for symbolic analysis procedures tackling large scale 
networks. The encircled partitions T l , . . . ,  T13 in Figure 5.10 are the terminal blocks for 
the hierarchical SOE analysis. The two different BPTs, a totally unbalanced and a strongly
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G7C6T1 G4
C8G9
G2C = h l ' \
^ G i i  T4' 
T ghG14;!G16 <: G13














Figure 5.10: Bandpass filter and circuit partitioning
balanced BPT, used for this task are shown in Figure 5.11. The resulting computational 
expense for multi-parameter sensitivity analysis is shown in Table 5.8. The speed-up when
BPT used ^adds ^mults
a) totally unbalanced 657 1828
b) strongly balanced 258 822
Table 5.8: Expense of multi-parameter sensitivity analysis of the bandpass circuit
using the strongly balanced BPT instead of the unbalanced BPT is 2.2 in terms of number 
of multiplications. This example shows that it is not required to have a totally balanced 
BPT. A strongly balanced BPT also helps in accelerating sensitivity analysis.










Figure 5.11: Bandpass circuit BPTs used for SOE generation
a) totally unbalanced BPT
b) strongly balanced BPT
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5.3.5 Fault Simulation Applications
So far, the balanced partitioning strategy has been applied to accelerate differential sensi­
tivity analysis. In this section it is shown that the balanced strategy can also be applied 
to analyse the effect of large change deviations of parameters, e.g. in parametric fault 
simulation.
Symbolic Simulation of Parametric Faults
Symbolic analysis has been applied to simulation of single and double parametric faults 
of linear analogue circuits [61]5. Using the SOE approach of [89] the authors achieved 
an acceleration of factor 15 compared to classical numerical simulation. However, due to 
the great number of element parameters in large scale circuits, the simulation needs to be 
repeated several times and the overall computational cost is still very high. The expense 
of SOE fault simulation can be reduced taking into account the following two items:
1 . Only a part of the SOE is influenced by the deviation of a distinct parameter. During 
fault simulation only this part needs to be re-evaluated using the nominal values for 
the other expressions in the SOE.
2. The smaller the number of expressions influenced by a parameter, the faster the fault 
simulation can be performed. Consequently the number of expressions influenced by 
a parameter needs to be minimized.
Obviously, the techniques developed in the last section can help to solve these tasks. Since 
the DAG represents dependencies between the SOE expressions it can be used to find the 
subset of SOE expressions which needs to be re-evaluated in the case of a parametric fault.
Concerning the second item, using a balanced BPT during the hierarchical SOE gener­
5In this reference, the fault simulations were required to construct a fault dictionary for a fault diagnosis 
procedure. This diagnosis procedure is an alternative one to that investigated in Chapter 3.
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ation will minimize the leaf-root path length in the DAG. Consequently, the number of 
SOE expressions which are influenced by a single parameter is reduced. Using these ideas, 
a new SOE parametric fault simulation [173] has been implemented in MAPLE V [172]. 
The flow-chart of this algorithm is illustrated in Figure 5.12. After the hierarchical circuit
nom inal 
SO E  evaluation
SO E generation 
w ith balanced  BPT
endfor
Fault Sim ulation Loop
for each fault situation do
for the parameter(s) which is (are) faulty do:
- allocate tokens to the respective DAG leaves
- set the respective leaf expressions to 
the faulty parameter values
endfor
by proceeding the DAG bottom-up
for all DAG nodes which are marked by a token do:
- pass on a token to all successor DAG nodes
- reevaluate the respective expressions 
endfor
extract the fault simulation result from the root H
Figure 5.12: SOE fault simulation procedure
partitioning and the construction of a maximally balanced BPT the symbolic analysis 
procedure of [89] is applied. Firstly, the outcoming SOE is used for the nominal analy­
sis. During fault simulation, the faulty parameter values are assigned to the respective 
leaf expressions. The part of the SOE which is influenced by the respective parametric 
deviations is discovered by a token passing procedure and re-evaluated. Those expressions 
which are not influenced by the fault remain at their nominal value. For each fault, the
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result of fault simulation can be extracted as the expression value of the root H.
R esults
To examine the benefit of the balanced strategy for fault simulation, the ladder circuit of 
Figure 5.2 is analysed. Fault simulations of the transfer function are performed by three 
different methods:
m eth o d  1 : directly applying SOE analysis without token passing [61]
m eth o d  2 : SOE analysis using DAG and token passing but totally unbalanced BPT
m ethod  3: SOE analysis using DAG, token passing and maximally balanced BPT [173]
Table 5.9 and Table 5.10 show the computational expense6  of these methods for single fault 
and double fault simulation respectively. The results demonstrate that the combination
number 
of stages
method 1 method 2 method 3
^m ults -^mults -^mults
2 16 13 13
4 128 77 56
8 640 349 187
16 2816 1469 542
32 11776 6043 1441
64 48128 24317 3620
128 194560 97789 8743
Table 5.9: Sum of computational expense for simulating all parametric single faults of the 
ladder circuit
of the balanced partitioning strategy with SOE analysis significantly reduces computation 
time for parametric fault simulation. Moreover, the acceleration increases with circuit
complexity. In the case of single fault simulation of a 4-stage circuit the balanced approach
6The computational cost is measured in terms of the number of multiplications performed during fault 
simulation. The number of additions are similar.
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number 
of stages
method 1 method 2 method 3
^m ults -^mults -^mults
2 24 24 24
4 448 370 274
8 4800 3582 2118
16 43648 30838 13390
32 370944 254694 75294
64 3056128 2067910 393022
Table 5.10: Sum of computational expense of double fault simulation of the ladder circuit
is 2 times faster than the direct SOE analysis. For a circuit with 128 stages the acceleration 
is a factor 2 0 .
As a second example the bandpass filter illustrated in Figure 5.10 is considered. The 
fault simulations are carried out with respect to deviations of all 44 circuit parameters. 
The required number of multiplications are shown in Table 5.11. Using the balanced
analysis method 1 method 2 method 3
^m ults ■^mults •^mults
1 -fault 2816 1080 518
2 -fault 60544 31851 17075
Table 5.11: Sum of computational expense of single and double fault simulation of the 
bandpass filter
approach an acceleration by a factor of 5 is achieved for single fault simulation. In [61] it 
was shown that the direct SOE approach is about 15 times faster than a numerical analysis 
for fault simulation. The results presented in this section show that this advantage can 
be improved by an additional factor of 20 for large circuits using a balanced BPT. This 
makes the combination of the SOE method with the balanced approach very efficient for 
parametric fault simulation of large scale linear circuits.
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5.3.6 Conclusion
A method for accelerating symbolic sensitivity calculations has been presented. Given any 
arbitrary circuit decomposition the subcircuits axe recombined in a maximally balanced 
manner during hierarchical symbolic analysis. This results in reduced expense compared 
to previous symbolic approaches for differential sensitivity analysis and fault simulations. 
The speed up achieved by the new method increases with circuit size and is in the order 
of 2  to 2 0  for the examples presented.
5.3.7 Comparison of Fault Simulation Techniques
An interesting question is how the proposed symbolic fault simulation method compares 
with numerical techniques. To answer this question, it is useful to recall some of the major 
criteria for the evaluation of fault simulation procedures:
• com pu ta tional expense is the major criterion because fault simulation usually 
requires the simulation of circuit behaviour under many different fault conditions. 
This causes huges computation costs, especially for larger circuits. Two sorts of 
costs need to be considered: the cost of preparing and the cost of performing the 
fault simulations. The former cost is related to fault modelling, to generation and 
characterisation of behavioural models (within hierarchical numerical approaches) or 
to the generation of symbolic expressions (within symbolic techniques). The latter 
cost refers to the CPU-time required during fault simulation.
• precision.
• app licability  to linear, non-linear, analogue and/or mixed-signal circuits.
• ta rg e t faults: soft and/or hard faults
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• inform ation obtained: the result of fault simulation is usually the fault coverage of 
the test set under consideration. However, some procedures also provide information 
for fault diagnosis or how the current test set can be improved to increase fault 
coverage.
In [174], the MiST PROFIT toolset for numerical hierarchical fault simulation and fault 
diagnosis is described. A faulty module is defined as a circuit block for which one or more 
specifications are out of their nominal ranges. This requires that for each circuit block, 
e.g. opamp or filter circuit, specifications are defined by the designer. The hierarchical 









Figure 5.13: Hierarchical Fault Modelling of PROFIT [174]
process begins with level 1 for the leaf cells as the basic building blocks. Consider an 
opamp as an example for a leaf cell. Shorts and opens can be introduced in the transistor 
level circuit description (hard faults) or the transistor parameters may be changed (soft 
faults) to describe the fault conditions of the opamp. Using numerical simulation, the 
faulty specifications for each fault condition are derived. The specifications of higher level 
modules are determined by applying hierarchical behavioural simulation. This requires 
the availability of behavioural models for each circuit block.
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Each module, in nominal or faulty condition, is characterised by a point in the n- 
dimensional specification space. Hence, each hard fault in this module is represented by a 
point and each parametric fault by a trajectory of points in the above n-dimensional spec­
ification space. For each fault, these points and trajectories for all modules on arbitrary 
hierarchical level are generated using behavioural simulation.
PROFIT associates a tolerance box with each point in the n-dimensional specification 
space to account for normal process fluctuations. To avoid the cost of the expensive Monte 
Carlo method for tolerance box derivation, PROFIT calculates the tolerance boxes based 
on a worst case heuristic. Assuming that the specifications depend in a monotonic manner 
on the circuit parameters, the extreme values of the specifications are obtained at a corner 
of the tolerance box in the parameter space based on sensitivity information.
To further reduce fault simulation expense, fault clustering is applied. Faults within 
an opamp which result in a similar faulty specification need not be distinguished at higher 
hierarchical levels. This reduces the number of faults to be simulated. The clustering 
within PROFIT is obtained based on a granularity measure which measures the similarity 
between two fault ‘syndromes’. Two different fault clustering approaches are installed: 
clustering for simulation and clustering for diagnosis. Clustering for simulation tries to 
cluster all faults within a module. Clustering for diagnosis is the same except that no 
two points belonging to two different sub-modules are clustered together. By this means, 
fault diagnosis down to lower hierarchical levels becomes possible. Accelerations of ap­
proximately 30% and 15% are achieved with clustering for simulation and clustering for 
diagnosis respectively.
Fault detection and diagnosis in PROFIT is based on a comparison of the entries in 
the fault dictionary (derived by fault simulation as described above) with the measured 
specifications. Diagnosis is achieved by calculating a similarity measure with respect to
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the measured value and the entries of the dictionary. This similarity measure takes into 
account the tolerance boxes derived above. The results presented in [174] show good 
performance in fault detection and mostly good results for fault diagnosis. Fault diagnosis 
sometimes yields ambigiuous results, especially for parametric faults due to the tolerance 
bands around the fault trajectories.
Referring to the above criteria for fault simulation procedures, PROFIT can be classi­
fied as a general approach applicable to large-scale non-linear mixed-signal circuits. Com­
plex circuits can be analysed due to the effective hierarchical behavioural simulation ap­
proach and the applied fault clustering. Fault clustering, however, seems to be of minor 
relevance because the achieved simulation acceleration lies only between 15% and 30% 
and the clustering itself also requires some effort. PROFIT considers hard and soft faults. 
The information obtained is useful for both fault detection and diagnosis. No information 
is generated, however, on how to increase fault coverage.
One important point to note is that PROFIT relies on the availability of behavioural 
models for all modules at each hierarchical level. If the models are not provided by the 
designer, additional manual modelling effort is required. The quality of these behavioural 
models is crucial for the precision of the obtained results. Care needs to be taken that 
the specifications and behavioural models reflect all possible modes of operation such that 
a correct propagation of nominal and faulty behaviour through the hierarchical levels is 
guaranteed. Also important is that faulty out-of-specification input signals are transmit­
ted correctly by the behavioural models. This may be a critical point, because usually 
behavioural models are optimized for precision in the case of in-specification input signals. 
The treatment of tolerance effects in PROFIT is improved due to a new tolerance band 
algorithm. However, it is still assumed that the parameter-specification dependencies are 
monotonic and the proposed tolerance band algorithm may fail when applied to strongly
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non-linear circuits.
To evaluate the effectivity of the PROFIT approach additional circuit applications 
would be helpful. Interesting is, how accurate the results are when behavioural models 
have been provided by the designer and no manual optimization of the models with respect 
to fault simulation has been made.
A further functional approach to fault simulation is FaultMaxx [53, 175]. Fault simu­
lation is accelerated based on a perturbation model. The effects of parametric and hard 
faults are determined based on a linear approximation of the relationship between fault 
parameter and circuit specification. In the case of a parametric fault, the linear ap­
proximation is derived based on the sensitivity functions. The effects of hard faults are 
approximated with help of the gradient method.
The benefit of the FaultMaxx technique is that only two circuit simulations are required 
to determine the nominal circuit behaviour and the sensitivities (adjoint approach [161]). 
Successive fault simulations are replaced by the cost effective evaluation of the linear 
perturbation model. Tolerances due to normal process fluctuation can be determined based 
on the linear perturbation model also. No hierarchical modelling is required within this 
approach. Another benefit of FaultMaxx is that information is obtained on how to improve 
testability. For example, the sensitivity information can be used to find a frequency where 
the circuit reacts most significantly to a deviation of a distinct parameter. This frequency 
is the best test frequency for detection of deviations of the respective parameter.
FaultMaxx can be generally applied to linear and non-linear circuits and can handle 
both parametric and hard faults. The question is whether the applied linear approximation 
is sufficiently accurate, especially when large parametric deviations and strongly non-linear 
parameter-performance dependencies are to be considered.
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Several techniques have been proposed to improve the precision of modelling the 
parameter-performance dependencies. In [176] the parameters of the behavioural mod­
els at different hierarchical level are related using a piece-wise linear approximation. In 
[36] cross-correlation techniques and a neural network formulation are used to derive the 
behavioural model parameters faster and more accurately. In [177] the input-output re­
lationship of each hierarchical block is approximated using ‘multiple adaptive regression 
splines’. All of these procedures significantly alleviate the characterisation of hierarchical 
models, however the model structure needs to be provided and care needs to be taken that 
the precision of these models is sufficient.
The major contribution of DRAFT [178] is a unification of analogue and digital fault 
simulation such that testability analysis of mixed-signal circuits with tightly intercon­
nected analogue and digital circuit blocks becomes feasible. Analogue behaviour is dis­
cretized and represented behaviourally in the Z-domain. This provides a similar circuit 
representation as for digital circuits and allows fast fault simulation. A further advantage 
of this approach is that it may become unnecessary to isolate analogue and digital parts 
during the test process, thereby avoiding the overhead of scan. DRAFTS applies only to 
linear circuit behaviour due to the Z-domain circuit representation. The generation of the 
Z-domain models need to be accomplished for each faulty condition. Furthermore, a cor­
rect choice of the sampling frequency is essential such that the analogue time-continuous 
behaviour is sampled sufficiently accurate.
As a summary, the numerical behavioural fault simulation procedures become inter­
esting within a top-down design methodology when the designer has already generated 
behavioural models for the circuit blocks. The crucial point is whether these behavioural 
models are also capable of representing faulty circuit behaviour. However, because of 
growing circuit complexity, hierarchical behavioural design methodologies seem of grow­
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ing importance in the future.
A totally different approach to accelerate fault simulations is the so-called concurrent 
fault simulation technique. The idea behind this approach is the observation that the 
system matrices for the fault-free circuit and the faulty circuit instances are very similar. 
It may be useful to exploit this similarity by concurrently simulating all circuit instances 
rather than performing simulation sequentially.
In [179] all fault simulations are performed together with the nominal circuit simula­
tion. In the case of a transient simulation, the same time steps are used for all circuit 
instances. During the Newton-Raphson linearization, the model equations of a distinct 
device are only re-evaluated when the terminal voltages of the device significantly differ 
from the respective voltages in the nominal circuit instance. This saves a lot of computing 
time.
The CONCERT fault simulator [180] orders the faults concerning their similarity in 
behaviour. The ordering of circuit instances takes place before every time step of tran­
sient simulation, based on the simulation results of previous time steps. While solving 
the system matrices, the state of a circuit instance is predicted from the preceeding sim­
ulated circuit instance. Because of the performed fault ordering, two successive circuit 
instances usually behave very similarly and a great reduction of the number of Newton- 
Raphson iterations is achieved. In addition, a ‘reduced-order fault matrix’ computation 
exploits the similarity between the nodal admittance matrices of the faulty and fault free 
circuit instances. The speed-up reported varies between 2 and 200 compared to sequential 
numerical fault simulation.
The approach presented in [181] exploits the similarity of the LU  decomposition of the 
system matrix of the fault-free and faulty circuit. By organizing the MNA contributions 
of the inserted fault in an approriate manner, the LU  factorization of the major block of
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the system matrix is required only once for the fault-free circuit. Simulating the faults 
requires only calculations on row and column vectors. The speed up reported varies from 
9 to 160.
Concurrent fault simulation is an automatic procedure which does not require manual 
effort like behavioural modelling. Furthermore, since no approximations are involved in 
the approaches [180, 181], the results should be no less precise than those of any transient 
simulation. A drawback of the concurrent procedures is their large storage requirement. 
This is caused by the fact that the system matrices of all circuit instances need to be 
available concurrently. Additionally, for all circuit instances the time steps of transient 
simulation need to be the same. This either increases simulation time for some circuit 
instances (time step smaller than necessary) or deteriorates the accuracy for some other 
circuit instances (time step too large).
The symbolic SOE fault simulation method described in this thesis is comparable to 
the numerical concurrent approach. Within the symbolic fault simulation the similarity 
between the fault-free and faulty system is exploited by re-evaluating only those SOE 
expressions which depend on the faulty parameter. The SOE approach is primarily for 
parametric fault simulation but can be easily extended to open faults by setting the respec­
tive conductance (G or C) to zero. Short circuit situations can be simulated in the case 
that the short is located between two nodes which are already connected by a passive ele­
ment in the fault-free circuit. Then the short is simulated by setting the impedance of this 
element to zero and evaluating the SOE appropriately. The SOE appoach needs no manual 
effort (e.g. behavioural modelling) and can be fully automated. The storage requirements 
of the SOE method are minimal compared to the numerical concurrent technique since 
only the DAG and two SOEs (nominal and faulty) need to be stored simultaneously. A 
further advantage of the symbolic method concerns numerical stability: the inclusion of
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shorts and opens into a netlist may cause the system matrix to be ill-conditioned which 
can lead to iteration problems within a numerical simulation. Such situations can be 
prevented by using a symbolic approach instead of numerical iterations.
The cost for the advantages of the symbolic approach is that only circuits with linear 
input-output relation can be handled. Additionally, fault clustering is not implemented. 
The FaultMaxx technique can handle general non-linear circuits, however, the parameter- 
performance dependencies are only linearly approximated using sensitivity functions. The 
SOE approach is opposite in the sense that it can handle only linear circuit behaviour (lin­
ear with respect to the input-output relationship) but can deal with non-linear parameter- 
performance dependencies.
A general important question is how effective is the SOE approach compared to numer­
ical simulation? Table 5.12 [138] compares two symbolic methods (determinant decision 
diagrams (DDD) and SCAPP) with the numerical simulator SPICE concerning their CPU 
time requirements. Subcircuits # 1  to # 4  refer to cascading the circuit blocks shown in
#  subcircuit DDD SCAPP SPICE
constr. sim. analy. comp. sim. setup. sim.
1 0.37 2.09 0.81 13.1 2.60 1 . 1 0 5.34
2 1 . 0 1 4.75 2.09 33.3 7.49 2.70 8.98
3 2.42 6.91 3.69 44.2 10.37 3.12 15.58
4 12.75 9.19 5.54 64.7 12.06 3.42 2 2 . 1 0
Table 5.12: Comparison of CPU time requirements [138]
Figure 5.10 row by row such that subcircuit #1  refers to T1 — T3, #2  to T1 — T 6 , #3  
to T1 — T9 and # 4  to T1 — T13 (whole filter circuit). In column 2 and 3 of Table 5.12, 
the CPU time required for DDD construction and numerical evaluation of the DDD is 
stored respectively. In columns 4 to 6 , the time for SOE analysis, compilation and numer­
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ical evaluation is given respectively. Finally, column 7 and 8  show the matrix setup and 
simulation time of SPICE respectively.
Obviously, in terms of simulation/evaluation time, the symbolic methods are faster 
than numerical simulation. The speed-up lies typically between 1.5 and 2.5. Since the 
SOE procedures presented in section 5.3.5 further accelerate the SOE evaluation, the 
advantage of SOE fault simulation compared to sequential numerical fault simulation is 
even more significant. Actually, the overall speed-up of SOE fault simulation with respect 
to sequentially numerical fault simulation is a product of the speed-up reported in Table 
5.12 and the speed-up reported in section 5.3.5 (see Table 5.9, 5.10 and 5.11).
A drawback of the SOE approach is the overhead related to SOE analysis and compi­
lation. However, the SOE generation and compilation is a one time cost whereas the SOE 
evaluations and SPICE simulations need to be repeated for each fault in the fault list. 
When the number of faults is above 10, which is typically the case, simulation time and 
not analysis/compilation time is relevant. Then, the SOE approach is faster compared to 
straight forward numerical simulation. Additionally, it can be seen from Table 5.12 that 
the DDD approach is more effective than the SCAPP SOE method. Therefore it may 
be interesting to investigate whether the SOE fault simulation procedures presented in 
this thesis can be combined with the symbolic DDD representation to further accelerate 
symbolic fault simulation.
Having investigated numerical and symbolic fault simulation, the question is how the 
SOE sensitivity procedure compares with numerical sensitivity procedures, especially with 
the numerical adjoint approach [161] used in FaultMaxx [175]. The numerical adjoint 
technique derives the sensitivities with respect to all parameters in parallel by two circuit 
simulations and is consequently very effective for multi-parameter sensitivity analysis. 
Before performing such a comparison, it is investigated how the SOE can be used to
CHAPTER 5. HIERARCHICAL SYMBOLIC SEN SITIVITY ANALYSIS
calculate sensitivity functions in parallel.
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5.4 Parallel Symbolic Sensitivity Analysis
The SOE sensitivity procedures presented up to now calculate the sensitivities of the net­
work function for each circuit parameter separately. In this section, a method is described 
which derives from the SOE the network sensitivities with respect to all parameters simul­
taneously [182]. Experimental results show that the benefit of the new parallel procedure is 
a further substantial reduction of computing time of multi-parameter sensitivity analysis, 
which improves the applicability of symbolic sensitivity methods to large scale circuits.
5.4.1 B otto m -u p  A pproach
The approaches in [167] -  [169] and [171] use a bottom-up procedure to derive the sensitivity 
functions. For each circuit parameter, the calculations are carried out bottom-up along 
the paths from the respective leaves to the root of the weighted DAG. As a consequence 
a lot of DAG edges are crossed several times. For example, consider the SOE and DAG 
shown in Figure 5.6 (Page 101). The vertex N 10 lies on paths starting at the leaf ATI, as 
well as on paths starting at the other leaves AT2, iV3 and N4. Calculating the sensitivities 
with respect to G i, G2 , G3 and G4  causes the edge between N 1 0  and N 1 1  to be crossed 
four times and the edge weight u;(1 0 , 1 1 ) occurs four times in the respective sensitivity 
equations shown in Figure 5.8 (Page 103). In each sensitivity equation set, w(10,11) is to 
be multiplied with the actual node weight nio =  5 1 =  1. . .  4. In circuits with many
parameters, the situation becomes even worse and a lot of paths and edges are crossed 
many times which causes many terms to be produced by the respective edge weights. This 
results in high redundancy and finally in large computational expense.
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5.4.2 Top-down Approach
To improve the situation described above a top-down approach will be applied. By this 
means the sensitivities of a network function H  with respect to all parameters are obtained 
in parallel within one traversal through the DAG, crossing each edge only once. The top- 
down procedure works as follows: starting with the root of the DAG, partial derivatives 
of the network function H  with respect to each expression H j  of the SOE are calculated, 
proceeding top-down until the leaves of the DAG are reached. Referring to the example 
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The SOE describing the nominal admittance and the top-down sensitivity expressions are 
shown on the left hand and right hand side respectively. According to the chain rule of 
differentiation each equation in this sequence has the structure
dH  ~  dH  dHi
difr ,-h'Wi 95}- ( ]3 (j , i ) e D A G  1 3
Thereby the summing condition is a consequence of the fact the DAG edges represent the 
explicit dependencies between SOE expressions. In order to evaluate (5.26) for a given j ,
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both partial derivatives on the right hand side, and ||p - need to be known already. 
The first term, refers to explicit dependencies between the expressions in the SOE. 
This partial can be calculated directly as all nominal values for the expressions Hi and Hj 
are known from nominal analysis. Since there exist only backward dependencies within a 
SOE (equation 5.6) the following relation holds:
(j, 0  2 d a g ,  Vz < j. (5.27)
Consequently, the calculation of (5.26) for a given j  only requires the knowledge of
with i > j.  Therefore, proceeding top-down in the DAG and in the respective SOE as 
proposed in (5.25) yields all partial derivatives without any recurrence in calculations. 
According to Section 5.2, the circuit parameters xi correspond to the DAG leaves and the 
respective SOE leaf expressions of the SOE:
leaf expression: H ^  = xi. (5.28)
Consequently, the sensitivities of the network function are given as the partial derivatives
of H  with respect to the leaf expressions:
dH dH  / rnMsen (H, „ )  = —  = — . (5.29)
As a result, evaluating a SOE top-down as demonstrated in (5.25) generates all sensitivities 
in parallel. So, the sensitivities J^-, and J^r- are obtained in example (5.25) as
the partials and ^  respectively.
5.4.3 Signal Graph Interpretation
Similarly to the bottom-up approach, the top-down approach can be formulated as a signal 
graph problem [182]. For this purpose, the Top-Down Graph of a SOE is defined as follows:
D efinition 5.2 (Top-dow n graph) The Top-Down Graph (TDG) of a SOE is a directed 
weighted graph where
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• each expression Hi is represented by a node N{ and
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• the dependencies between the expressions are represented by edges: there exists a
The TDG is very similar to the weighted expression graph DAG (Definition 5.1) with edge 
weights according to equation (5.10). The only difference is that the direction of the edges 
in the TDG is reversed compared to the DAG. Consequently the paths in the TDG start 
at the root of the graph and terminate at the leaves. The TDG of the SOE for the output 
admittance of the 2-stage ladder circuit is shown in Figure 5.14. By defining the node 
weight
directed edge (i , j ) from node N {  to node N j  if and only if expression Hi depends
explicitly on H j .




Figure 5.14: SOE and its corresponding TDG
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the key equation of top-down sensitivity analysis (5.26) can be written purely in terms of 
the TDG:
nj = ^ 2  (5.31)
(i , j )£TDG
Equation (5.31) is equivalent to the node equation of a signal flow graph [170]. Conse­
quently, the top-down sensitivity analysis can be interpreted as the solution of a corre­
sponding signal graph problem. The corresponding signal graph is the weighted TDG, 
the source node is the root H  with node weight 1. The sensitivities are obtained as the 
weights of the respective leaves (leaves=output nodes), after the node weights have been 
propagated through the TDG according to equation (5.31). For illustration, the top-down 
sensitivity equations (5.25) are written in terms of the TDG:
sen(H, Gi) = n\ =
n7 =  1
n 6 =  717 ^ (7 , 6)
n 5 =  717 w(7,5)
714 =  7i6 iy(6,4)
n  3 =  7i6iy(6,3)
n2 =  7i3 u>(3,2)




«'(6,4) =  ( g 3 +  g 4)2 ’ “ (7’5) =  “ (7>6) =  !•
5.4.4 Computational Aspects
For estimation of the computational expense of the top-down sensitivity analysis proce­
dure, the assumption is made that practical circuits with sparse topology are considered.
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In such a case, the subsequent relationships hold [89]:
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N n  = 0(n), (5.33)
N e =  0(n), (5.34)
where N n  and N e are the number of TDG (or DAG) nodes and edges respectively. The 
heart of the top-down procedure is equation (5.31). In this equation, a term riiw(i,j) is 
generated for each edge ending at the node N j .  Since within the top-down procedure all
TDG nodes are visited once, the overall number of terms is given by the number of all
TDG edges. This yields
expense (top-down): 0 ( N e ) =  0 ( n ) .  (5.35)
According to these estimations, the expense of the top-down sensitivity algorithm grows 
only linearly with circuit complexity. The expected speed-up of the top-down approach is
• n compared to the unbalanced bottom-up approach,
• log2 n  compared to the balanced bottom-up approach.
This makes the top-down procedure effective, especially for the analysis of large-scale 
systems.
5.4.5 Experimental Results
The top-down procedure has been joined to the other SOE sensitivity procedures in 
Maple V [172]. To examine the efficiency of the top-down procedure two practical cir­
cuits have been analysed. For comparison with previous SOE sensitivity procedures, the 
same examples as in Section 5.3.4 are investigated.
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Firstly, the resistive 2-stage ladder network according Figure 5.2 (Page 93) is considered. 
The sensitivities of the transfer function with respect to all 4 parameters are to be calcu­
lated. The edge weights w(i, j)  shown in Figure 5.7 (Page 102) are the same for both the 
bottom-up and top-down procedure. The bottom-up procedure generates a separate set 
of node weight equations for each parameter (see Figure 5.8, Page 103). In contrary, the 
top-down procedure generates only one equation set which is shown in Figure 5.15. The
n n = 1
mo = n n  w( 1 1 , 1 0 )
n 9 = n n  w (H 5 9)
m = ng w( 9 ,8 ) +  nio tu(10,8 )
n 7 = n 8 w( 8,7)
TIq = nio w(1 0 , 6)
n 5 = n 7 w(7,5)
sen(H, G4) = n 4 = n6 w( 6,4)
sen(H, G3) =  n 3 = n 6 w(Q, 3) +  n 7 w(7,3) +  n 8 w( 8 ,3) +  nio w (10,3)
sen(H , G2) = n2 = n5 w( 7,2)
sen(H , G\) =  ni = ngw(9,1) +  n5 w( 5,1)
Figure 5.15: Top-down sensitivity (TDG node weight) equations
quality of SOE sensitivity analysis will again be measured based on the required number 
of arithmetic operations. Calculation of the edge weights requires 6 multiplications and
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2 additions (Figure 5.7). The evaluation of the top-down sensitivity equations requires 6 
multiplications7 and 5 additions (Figure 5.15). Together with the edge weight equations 
the expense is only 12 multiplications and 7 additions as opposed to 18 multiplications 
and 9 additions required by the bottom-up approach.
Now, ladder circuits with different numbers of ladder stages are analysed. The com­
putational expense of three different methods for multi-parameter sensitivity analysis are 
compared:
m eth o d  1: bottom-up procedure using unbalanced BPT 
m eth o d  2: bottom-up procedure using balanced BPT 
m eth o d  3: top-down (parallel) procedure
Table 5.13 and Table 5.14 show the number of additions and multiplications required by 
these methods. Generally, the top-down method is significantly faster than both bottom- 
up approaches. Moreover, this advantage is growing with circuit size. In the case of a 
ladder circuit with 4 stages the gain in speed is a factor of 3 compared to method 1 and a 
factor of 2 compared to method 2 referring to the number of multiplications. In the case 
of a circuit with 128 stages the gain is a factor of 70 compared to method 1 and a factor 
of 6 compared to method 2. Figure 5.16 illustrates the number of multiplications required 
by the top-down procedure in dependence on the number of circuit nodes n of the ladder 
network. The points fit well on a straight line which verifies that the top-down procedure 
has only linear complexity in the case of sparse circuits (see equation 5.35).
7 Some of the node and edge weights are identical to 1, no matter what frequency is applied to the circuit 
and irrespective of the actual parametric values. In the above examples such weights are, n n ,  w (10 ,6), 
w( 7,5), ™(6,4), w(6,3),  w(7,3),  w(5,2)  and w (5 ,l) . Multiplications with these quantities are trivial and 
therefore not counted.
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number number of method 1 method 2 method 3
of stages parameters N adds Nadds Nadds
2 4 9 9 7
4 8 61 44 30
8 16 261 141 79
16 32 1045 398 184
32 64 4149 1039 401
64 128 16501 2576 842
128 256 65781 6161 1731
Table 5.13: Sensitivity analysis of ladder circuit with respect to all parameters: number 
of additions performed
number number of method 1 method 2 method 3
of stages parameters Nmults Nmults Nmults
2 4 18 18 12
4 8 131 92 43
8 16 619 317 113
16 32 2651 938 263
32 64 10939 2527 573
64 128 44411 6404 1203
128 256 178939 15561 2473
Table 5.14: Sensitivity analysis of ladder circuit with respect to all parameters: number 
of multiplications performed
Large Scale Bandpass Filter
As a second example the bandpass filter of Figure 5.10 is examined. Table 5.15 shows the 
cost for sensitivity analysis of this circuit. Again, the top-down method is considerably 
faster than both bottom-up procedures.
^Yadds ■^mults
method 1 657 1828
method 2 258 822
method 3 108 219
Table 5.15: Expense of bandpass sensitivity analysis
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Figure 5.16: Sensitivity analysis of ladder circuit with respect to all parameters: number 
of multiplications of the top-down method in dependence on the number of circuit nodes
5.5 Sum m ary &: C onclusions
In this chapter, hierarchical symbolic procedures have been presented which are appropri­
ate for the sensitivity analysis of large scale analogue circuits. Two methods,
• the balanced approach,
• the parallel approach
are proposed to organize SOE sensitivity analysis most effectively. Especially in the case 
of larger circuits a speed up of multi-parameter sensitivity analysis of factors up to 70 
compared to previous approaches has been achieved. The balanced method can be applied 
both to differential sensitivity analysis and to examinations concerning large parametric 
deviations, for example to parametric fault simulation. The parallel approach can be 
applied merely to differential sensitivity analysis. On the other hand, the parallel approach
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is the faster one of the two procedures. Another advantage of the parallel method is 
that it doesn’t rely on a hierarchical SOE generation algorithm and consequently can be 
combined with any SOE. The capabilities of the two sensitivity methods are summarized 
in Table 5.16. Due to their low requirements, the small- and large-change SOE sensitivity
balanced method parallel method
differential sensitivity v V
large change deviations, 
e.g. fault simulation y/ -
speed-up compared to 
previous SOE procedures 1 . . .  20 1. . .  70
computational expense 
in dependence on 
circuit complexity n
0 (n  log2n) 0(n)
algorithmic requirements hierarchical partitioning based SOE generation
no requirements, 
arbitrary SOE
Table 5.16: Assessment of SOE sensitivity analysis algorithms
procedures presented in this thesis can be efficiently applied to tolerance analysis and 
optimization procedures tackling large scale analogue circuits.
An interesting question is how the symbolic sensitivity procedures compare with nu­
merical approaches. Concerning multi-parameter sensitivity analysis, the numerical coun­
terpart of the parallel SOE procedure is the adjoint matrix approach [161]. In this ap­
proach, two equation systems, one referring to the original network and one referring to the 
adjoint network, are solved. By combining the results of both simulations appropriately, 
the sensitivities with respect to all parameters are derived simultaneously.
To compare the effectivity of the adjoint approach with the parallel SOE method, 
a 128-stage ladder circuit according to Figure 5.2 is considered. Within the numerical 
approach, the ladder circuit is described by a band matrix. The total cost to solve the 
band matrix, i.e. the LU decomposition and the forward and backward substitutions, is 636
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multiplications and 381 additions8. The adjoint network is described by the transposed 
matrix of the matrix describing the original network. For the transposed matrix the LU 
decomposition needs not to be repeated and only the forward and backward substitutions 
are performed which requires 382 multiplications and 254 additions. Combining the results 
of both systems to derive the network sensitivities requires 256 multiplications and 256 
additions. The overall expense of the numerical adjoint approach is shown in the upper row 
of Table 5.17. In the lower row, the respective cost of the parallel SOE procedure is given.
method #  adds #  mults
numerical adjoint 891 1274
parallel SOE 1731 2473
Table 5.17: Operations for all-parameter sensitivity analysis of 128-stage ladder circuit
The parallel SOE requires approximately two times more arithmetic operations than an 
effective numerical sparse matrix solver when the similarity between the original and the 
adjoint network is fully exploited. Based on these results, the parallel SOE procedure 
seems not be advantageous compared to the numerical adjoint approach. However, there 
is one important degree of freedom which can be exploited to significantly improve the 
performance of the parallel SOE procedure: the generation of the nominal SOE.
The results presented in this thesis were based on a MAPLE implementation of the 
basic features of SCAPP. More involved symbolic techniques, like term sharing between 
different SOE expressions, for example, have not been implemented yet. Furthermore, 
Table 5.12 indicates that new symbolic procedures have been developed during the last two 
years with significantly increased effectivity compared to SCAPP. These new procedures 
hold therefore promise for a combination with the sensitivity techniques described in this
8It is assumed that an effective sparse matrix solver is applied.
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thesis.
To show that there is room for further significant improvement, an alternative nom­
inal SOE for ladder circuits is investigated. In Figure 5.17 a two stage ladder circuit is 
illustrated. On the right hand side the new SOE is shown which can be used to calculate
— y i v i
k = h
V2 = * 2 h
V3 = V\  -|- V2
h = 2/3^3
*4 = k  +  *3
U4 =
V5 = V3 +  V4 .
Figure 5.17: 2-stage ladder circuit and new SOE
the transfer function H  = vi/v§. This SOE is a more compact alternative than the old 
SOE of Figure 5.6.
When extending the new SOE structure to ladder circuits with more stages, k-th stage 
contributes the following 4 equations with 2 multiplications and additions:
k k - l  ~  y2k-\V2k-l
kk  = kk-2  +  k k - l
(5.36)
V2k =  Z2khk
V2k+\ =  V 2 k - 1 + V 2 k -
For comparison, the old SOE according to Figure 5.6 requires 4 multiplications and 3
additions per stage. Altogether, using the new SOE, the expense of nominal analysis of a
n-stage ladder circuit requires 2n multiplications and 2n — 1 additions (first stage requires
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only 1 addition).
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To investigate the expense of the parallel sensitivity procedure using this new SOE, the 
respective DAG is constructed. In Figure 5.18, a part of this DAG is illustrated. Between
Figure 5.18: Part of DAG referring to the new SOE of ladder circuit
the dashed lines that part of the DAG referring to the 3rd stage is shown. The symbols 
attached to the edges refer to the edge weights. From this DAG, the parallel sensitivity 
SOE can be derived. The part which refers to the 3rd stage is:
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n v j =  2 /7 ^ 7  +  n v9
Tlv6 =  TlyJ
Tlz  6 — i&IT'vQ
TliQ —  ZqTIvQ -f"
Tli5 ==
n y5 =  v s r i is ,
This contributes 4 multiplications and 2 additions. Since every stage is represented by the 
same DAG structure, 4n multiplications and 2n additions are required for evaluating the 
parallel sensitivity SOE of a n-stage ladder circuit. Together with nominal analysis this 
yields 6n multiplications and 4n — 1 additions.
For comparison of the expense of the numerical adjoint approach and the parallel SOE 
method, n =  128 is assumed again. The costs are compared in Table 5.18. These results
method #  adds #  mults
numerical adjoint 891 1274
new parallel SOE 512 768
Table 5.18: Sensitivity analysis of 128-stage ladder circuit, new SOE
show that the parallel procedure is faster than the numerical adjoint approach under the 
condition that an optimal nominal SOE is provided. The parallel procedure can be further 
accelerated by compiling the derived parallel sensitivity SOE.
Chapter 6
Sym bolic Tolerance Analysis
In the last chapter, sensitivity analysis techniques for large scale networks have been 
presented. These techniques are useful for circuit optimization and to get quickly a first 
insight into the tolerance behaviour of a circuit. However, to investigate the effects of 
parametric deviations more accurately, additional methods are required. Unfortunately, 
these accurate methods are usually extremely time intensive, mostly in an extent that 
their application to larger circuits during the design process is prohibitive.
The goal of this chapter is to propose an effective tolerance analysis procedure which 
meets the analysis time restrictions and yields results of improved accuracy compared to 
previous fast approaches. This allows for tolerance considerations in an early design stage.
After reviewing the tolerance analysis methods currently available, the Quantile Arith­
metic of [183] is adopted and modified for higher precision and speed. The developed 
Modified Quantile Arithmetic [184] is combined with the SOE approach of [89] to make 
possible tolerance analysis of large scale analogue circuits. Practical circuit examples are 
analysed to examine the applicability and benefit of the new method.
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Tolerance analysis predicts the performance spreads of the circuit based on the knowledge 
of the component statistics and thereby allows predicting yield before fabrication is started. 
Yield is defined as
yield
number of devices which meet all specifications 
number of all fabricated devices (6 .1)
Yield is an important factor for product cost assessment and economic planning. If the 
estimated yield turns out to be unacceptably low, the results of tolerance analysis help 
during optimizing the circuit with respect to reduced performance variations.
There exist several procedures for tolerance analysis in literature, reviews are given for 
example in [153, 185, 186, 187]. A classification of tolerance analysis procedures is shown 

















Monte Carlo analysis Regionalization  
Simplicial approximation  
Quantile Arithmetic
Figure 6.1: Classification of tolerance analysis procedures [185]
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6.1.1 Worst-Case Analysis
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The goal of worst-case analysis is to determine the worst-case (the largest) deviation of 
the circuit’s performance that might be caused by the underlying parameter component 
deviations. Mathematically, this task can be formulated as multi-dimensional non-linear 
optimization problem. As such problems cannot be solved unambiguously [188], heuristic 
solutions have been proposed. One example of these methods is the worst-case vertex [189] 
analysis. This technique tries to find the worst case deviation by simulating the circuit 
using corner values in the parameter space. This method is improved in [190] by reducing 
the number of simulations based on Taguchi’s technique and fractional factorial experi­
mental design. However, these methods work only for monotonic paxameter-performance 
dependencies. The information obtained by worst-case vertex analysis is whether the 
worst-case deviation lies within the specification limit or not, or in other words, whether 
yield is 100% or not. Therefore, worst-case analysis is of little use in cases where 100% 
yield either cannot be achieved or where yield is being traded off against cheaper (wider 
tolerance) components [185].
In [191] the so-called worst-case distances are determined. The worst-case distances 
are defined as the minimal distance between the nominal point and the border of the 
area of acceptability in the parameter space. These distances are derived by searching 
iteratively in the parameter space for extreme performance spreads based on the results of 
sensitivity analysis. The obtained worst-case distances are used in [192] for optimization of 
parametric yield. However, certain mathematical conditions need to be satisfied that the 
iterative search for the worst case distances in the parameter space converges. Moreover, 
no information about the concrete statistical distibutions of the circuit performances is 
obtained by these methods.
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6.1 .2  N on-W orst-C ase A nalysis
The non-worst-case methods are applicable to the more general case where yield is less than 
100%. According to Figure 6.1, these procedures can be classified into sampling and non­
sampling approaches. The sampling methods are based on circuit analysis at sample points 
in component parameter space whereas the non-sampling methods use purely deterministic 
techniques to derive the circuits’ tolerances.
N on-Sam pling M ethods
The most popular non-sampling approach is the methods of moments, also called Root 
Sum Square technique [193, 194]. This method is based on a first order Taylor series 
expansion of the circuit performance H  in the circuit parameters X  = {x i , . . .  , xnx }:
Nx an
H ( x 1 , . . . , x N x ) *  H ( X o) +  E f l - • A Xi
Xoi= i dxi
Nx
= H ( X 0) +  sen(H >xi)(x o) ■ (6.2)
i=l
where -Xo is the nominal design point in parameter space and Ax^ are the actual parameter 
deviations. Important statistical measures characterising the statistics of a parameter Xi 




value: xi  =  J  P{xt)xidxi  (6.3)
— OO 
OO
: o \ .  =  J  P ( x i )  (X i -  xi)2 d x i  (6.4)
where the mean value is identical to the nominal value in case of a symmetric pdf. The 
variance is a measure for the widths of the parameter pdf and therefore is an indication for 
the parameter deviations which typically occur. A statistical measure of the dependencies 
of two parameters is the linear correlation coefficient defined as follows
1 °°correlation: px . x = ----------  / P(xi,Xj) (x{ — xi){xj —x]) dxidxj
OxiOxj J
(6.5)
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where P(xi,Xj)  is the statistical joint-pdf of Xi and Xj. Using the Taylor expansion (6.2) 
the so-called Root Sum Square (RSS) formula describing the variation of the performance 
H  can be established [195]:
N x
o \  =  (sen{H,Xi)(X0))2 o\.
i=i
Nx  Nx
+ 2 ' ^ ' £ j sen(H,Xi)(Xo) sen{H,Xj){Xo) pXi,XjaXioXj- (6.6)
i=1 i=j
The RSS formula allows for fast determination of performance deviations, when there is 
an effective sensitivity analysis procedure available (see for example Chapter 5), and is 
used in several approaches to tolerance design [194, 196]. However, since RSS is based on 
a first order Taylor expansion, the technique is restricted to linear parameter-performance 
dependencies and may be inaccurate when larger deviations are considered. This point 
can be improved partially by including higher order derivatives in the Taylor expansion 
of the circuit performance [197]. To summarize, RSS is not very accurate but fast and 
provides a useful first approximate indication of tolerance effects.
Sam pling M ethods
There exist diverse sampling methods for tolerance analysis. Basically, these methods 
divide into two classes (Figure 6.1): the first one chooses the sampling points in parameter 
space statistically, the second applies deterministic sampling.
S ta tis tica l Sam pling: T he M onte C arlo analysis The Monte Carlo method is one 
of the most popular tolerance analysis technique. It works by selecting S  random samples 
of parameter values with the help of a random number generator. The samples need to be 
in accordance with the real statistical pdfs of the parameters. The circuit is simulated at 
each of the parameter samples which leads to S  results for the performance H. Applying 
suitable post processing, the requested tolerance information can be derived. Concerning
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yield for example, the following estimation is obtained:
number of simulation results which meet all specifications . .
Yyieid « ----------------------------------g ------------------------------------- • (6.7)
Moreover, being a statistical method, the Monte Carlo analysis provides a measure of 
statistical confidence of the obtained estimates [185, 198]. Theoretically, by increasing 
the number of sample points, any arbitrary confidence level can be achieved which leads 
to arbitrary high precision in Monte Carlo predictions. Unfortunately, to achieve high 
precision, the number parameters samples S  is normally large. As a result, many circuit 
simulations need to be performed which often causes unrealistic long computing times, es­
pecially when large scale circuits are considered [41]. To improve this situation, regression 
analysis, piece-wise linear and spline approximation techniques are used to model the per­
formance of a hierarchical block or of the whole circuit [199, 200, 201, 202, 203, 204]. These 
models are used instead of tedious repetitive simulations during the Monte Carlo analysis. 
However, these approaches require significant modelling effort which mostly cannot be 
automated and there always remains a risk of lack of accuracy.
D eterm in istic  Sam pling Deterministic methods choose the parameter samples with 
help of some deterministic strategy. One of the best known representative of these meth­
ods is the regionalization technique [205, 206] which chooses the sample points to be the 
vertices of a multi-dimensional grid in parameter space. While these methods are theoret­
ically very accurate, they typically require very high computational cost, especially when 
the number of circuit parameters N x  is large. This is caused by the fact that the number 
of grid vertices increases rapidly with the number of circuit parameters. Suppose that 
each parameter’s tolerance range is represented by N  grid vertices, the overall number of 
grid vertices is given as N Nx. As a result, the number of required circuit simulations is 
N Nx and the analysis expense grows exponentially with the number of circuit parameters
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which causes unrealistic high computing time even with only, say, 10 circuit parameters. 
However, in the case of integrated circuits where the circuits statistics may be described 
by the influence of a few dominant process parameters, the regionalization technique can 
be an appropriate alternative to the Monte Carlo analysis [206]. Improved determinis­
tic sampling methods, e.g. the simplicial approximation [207] or the ellipsoidal technique 
[208], show slightly better performance, however, similar to regionalization, the number 
of required simulations grows very rapidly with the number of circuit parameters. These 
techniques are therefore not of practical use.
6.1.3 Wanted: A Compromise between Computing Time and Accuracy
The methods presented so far are either not accurate or very time intensive making these 
techniques prohibitive for today’s large scale circuits and short time to market require­
ments. A sensible compromise between these two contrary requirements would significantly 
enhance the applicability of tolerance analysis within the design process.
An early approach into this direction was proposed in [130, 183, 209] and adopted in
[210]. The authors used Quantile Arithmetic which is based on discretization of random 
variables and a suitable symbolic description of the network function H.  An acceleration 
of typically one order of magnitude compared to Monte Carlo analysis was achieved. The 
precision of this method for the prediction of a yield in the region of 95% is good. However, 
in the case of low yield (< 90%) or very high yield (> 98%), Quantile Arithmetic turns 
out to be unacceptably inaccurate.
In this chapter, the Quantile Arithmetic approach is adopted and modified
• for better accuracy in all regions of possible yield (0 < Yyieid < 1),
• for increased analysis speed.
The chapter is organized as follows. Firstly, the technique of Quantile Arithmetic will
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be presented and the limitations stated above explained. Thereafter, two modifications 
are introduced to improve the performance of Quantile Arithmetic. The new developed 
Modified Quantile Arithmetic [184] is then combined with the SOE analysis of [89] for tol­
erance analysis of large scale circuits. Finally, practical circuit examples are presented to 
benchmark the method. Comparisons with the two most popular tolerance analysis pro­
cedures presented above, RSS and Monte Carlo analysis, axe made to assess the accuracy 
and effectivity of Modified Quantile Arithmetic for application in the design process.
6.2 Symbolic Tolerance Analysis by Quantile A rithm etic
The task of tolerance analysis is to determine the statistic of the network function H (s , X ) 
based on the knowledge of the statistical properties of the circuit parameters 
X  = {rri,. . .  , xnx }. Quantile Arithmetic (QA) derives the network tolerances using dis­
cretization of random variables [183]. A continuous random variable Y  with its continuous 
pdf P{Y)  is approximated by a iV-point discrete random variable
Y  = (Yl t Y2, . . . , Y N) (6.8)
with discrete pdf
P(Y) = (PUP2, . . . , P N). (6.9)
Using Y  and P  instead of Y  and P  makes tolerance analysis much easier due to operations 
on discrete random variables as described below. Figure 6.2 illustrates the structure of QA 
tolerance analysis. The upper two boxes show the input to the procedure: the statistics 
of the circuit parameters and the symbolic representation of the network behaviour. The 
symbolic network description needs to be in the so-called ’’Quantile Sequence Of Expres­
sions” (QSOE) format which has the following structure:
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*1  =
Z2 =  f 2 ( s , X , Z i )
H (s, X) = z m  =  f m { s ,  X, Z \ , . . . , Zm —i )  
where the last expression of (6.10) represents the network function of interest. QSOE is
very similar to the SOE format presented in the last chapters. The only difference is that
each expression z* in (6 .1 0 ) depends on maximally two expressions calculated in previous
steps, so that each expression can be expressed as z  =  u  o  v  where u  and v  are either pre-
(6 .10)
statistics 
o f circuit parameters
symbolic network function 
QSOE
circu it to lerances
S tep  1
Discretization
S tep  3 
Calculation o f z-Values
S tep  2
Calculation o f Joint-pdf o f u and v
S tep  4
Reduction to N-point Discrete Variable
successively, for each expression z=uov in the QSOE do
endfor
Figure 6.2: Tolerance analysis by Quantile Arithmetic [183]
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vious expressions of the QSOE or circuit parameters. ” o” means one of the basic binary 
arithmetic operations addition, subtraction, multiplication or division, o £ {+, — ,• , /}.  






Figure 6.3: Resistive voltage divider
vider of Figure 6.3. Its transfer function H  = =  R-p^R- is described by the following
QSOE:
z\ =  Ri  +  R 2
(6 .11)
H  = Z2 =  R 2 / z \
The first step of QA is the discretization of the statistical circuit parameter pdfs. After­
wards, the steps 2, 3 and 4 shown in the central box of Figure 6.2 are applied successively 
to each QSOE expression z — u o v. By this means, the pdf of each expression 2  is cal­
culated using the statistical information of the QSOE predecessor expressions u and v. 
Finally, the requested network tolerance can be derived from the pdf of the last QSOE 
expression zm. All four steps of QA are now explained in greater depth.
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6.2.1 Step 1: D iscretization of Random Variables
Let Y  be a continuous random variable with its pdf P(Y). The quantile Q(w) with respect 
to a probability w ( 0  < w < 1 ) is defined implicitly by the relation
Q(w)
w =  f  P{Y)dY.  (6.12)
— OO
For illustration, the random variable Y  is smaller than the quantile Q(w) with a proba­
bility of w. This situation is illustrated in Figure 6.4. Discretization in QA is based on
P(Y)
Q(w)
Figure 6.4: Probability w and respective quantile Q(w)
finding the quantiles qi, . . . ,  qu of a continuous random variable Y  with respect to a given 
set of probability values w\ , . . .  ,wjv- Figure 6.5 illustrates the discretization procedure. 
Starting from the continuous pdf P(Y)  the probability cumulative function (pcf) Pcum(Y) 
is calculated by integration:
Y
Pcum(Y) =  (6.13)
— OO
The pcf Pcumiy) intersects the probabilities W{ at the quantiles qi = Q{wi). These quan­
tiles divide the value range of the continuous random variable Y  into N  separate intervals. 
The probability for Y  being in the ith interval [qi-i,qi] is Wi — wi-\. This probability is 
now represented by a discrete probability peak with the weight
P i = Wi -  Wi-1. (6.14)








Y Y Y YY Y2 3 51 4
Figure 6.5: Discretization of a random variable Y  [211]
a) continuous pdf P{Y)
b) continuous probability cumulative function (pcf) PCum{Y)
c) discrete pdf P{Yi)
A sensible choice for the position Yi of the peak is the mean value of Y  within the 
interval
Yi =




The result of this procedure is a N-point discrete random variable
y  =  (Yi,y2 , . . . , *W,
with its discrete pdf




It is important to note that using this discretization procedure, the discrete pdf (Pi, . . . ,  P/v) 
is the same for all random variables because of equation (6.14). Only the positions Y{ need
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to be calculated for each random variable Y  individually.
Finally, the question about the choice of the probabilities Wi arises. These probabili­
ties determine the quantiles qi = Q(wi) and consequently the lengths of the discretization 
intervals [qi~i, qi\. For best approximation of a continuous random variable, all discretiza­
tion intervals should have similar lengths1. Since the quantiles are influenced by the actual 
pdf, our problem can be formulated as follows: how to choose the probabilities wi , . . .  wn  
that for most random variables the quantiles g i , . . .  ,qn are approximately equidistant?
A heuristic solution of this problem relies on the observation that in the case that a lot 
of influences interact statistically, the result is mostly described by a normal (or at least 
by a nearly normal) pdf2. For this reason, the probabilities W{ are chosen with reference 
to a normal pdf with the following two steps.
Definition of Cut-Off Points




The low and high cut-off points for discretization are defined by
yiow =  y d • g
y h i g h  z =  y  d  • (7
where in most cases, d = 3 is a sensible choice.
1 An alternative to the quantile based discretization described above is to apply directly equidistant 
discretization. The advantage of the quantile based discretization is, that by this means, non-lineax de­
pendencies between QSOE expressions can be better described than by equidistant discretization (see
[211]).
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Definition of Probabilities Wi with help of Pnorm
The probabilities Wi are defined by sampling the normal pcf at equidistant points within 
the interval [yiow.Vhigh]-
sampling points: y* =  (i -  1) ■ Vh%9^  ^  +  ylow} t =  1 . . .  AT, (6.21)
2/i
probabilities: W i =  P n o r m ,c u m iy i)  =  J" L >n o rm ^ Y ')  d T 3 i — 1. . .  N . (6.22)
— OO
It can be shown that as a result of this procedure the probability peaks Pi = Wi — Wi-i 
are given by a discrete normal pdf:
1 _ (*-*)2
P i  =  —  e  * d ,  i =  l . . . N  (6.23)
N  ( i - i )2
with M  = ^ 2 e (6-24)
Z=1
N  + l 
2 ’ 
N -  1 
2 • d
( 6 . 2 5 )
Oi  =  ( 6 . 2 6 )
Example for the Discretization Procedure
For example of the discretization procedure, consider a resistor R  with nominal value 
R  = lOfcfi and the standard deviation or =  500fl. Assuming that R  is normal distributed 
and choosing N  = 13, Riow = R  — 3or and Rhigh =  R  +  3<j  ^ results in the discretized pdf 
shown in Table 6.1.
6.2.2 Step 2: Calculation of Joint-pdf of u and v
Once the statistical pdfs of all circuit parameters have been discretized, QA applies suc­
cessively step 2 to step 4 for all QSOE expressions to derive their respective pdfs. Given 
a continuous QSOE expression of the form z = u o v ,  the respective discretized relation 
is Zij = Ui o vj, i , j  = 1 . . .  N.  The statistic of this binary combination is described by a 
2-dimensional iV2-point pdf Pij which can be interpreted as the discrete joint-pdf P{u{, Vj)
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i 0 1 2 3 4 5 6
pcf Wi 0 0.002 0.011 0.038 0.103 0.224 0.400
pdf Pi - 0.002 0.009 0.027 0.065 0.121 0.176
quantile Ri - 8.5 kfi 8.75 k^ 9.0 kft 9.25 kO 9.5 kD 9.75 kQ
i 7 8 9 10 11 12 13
pcf Wi 0.600 0.776 0.897 0.962 0,989 0.998 1.000
pdf Pi 0.200 0.176 0.121 0.065 0.027 0.009 0.002
quantile Ri 10.0 kll 10.25 kfl 10.5 kQ 10.75 kfi ll.Okft 11.25 kft 11.5 kft
Table 6.1: Discretized statistical pdf of resistor R  with R  — 10k£l, g r  = 50011, N  =  13, 
Blow = R  3gr and Rfiigh = R  3ctr
of the variables u and v
Pij = P(ui,Vj). (6.27)
Generally, the joint-pdf P(u, v) must be in accordance with the respective marginal pdfs 
Pu(u) and Pv(v) describing the random variables u and v separately. Introducing the
notations Pu(i) and Pv{j) for the discrete pdfs of u and v respectively yields
N  N
=  ' £ p ( u i , v j )  =  ' E p a  (6-28)
j = i  j = i
N  N
= ' £ p (ui ,vj ) =  ' £ pij (6-29)
i=l i = 1
Moreover, realistic tolerance analysis needs to take into consideration the statistical de­
pendencies between the expressions u and v. These dependencies can be described by the 
linear correlation coefficient
N  _  _
E  P i j ( U i - u ) ( V j  - v )
Puv =  — --------------------------- , (6.30)
O ’l i  G y
where u, v are the mean values and g u , g v  the standard deviations of the variables u and
v respectively. The mean value u and standard deviation g u  of a discrete random variable
u are defined in a similar way to the continuous case:
N




CHAPTER 6. SYMBOLIC TOLERANCE ANALYSIS  152
N
= £ P « ( * ) ( u i - u ) 2. (6.32)
i=l
Altogether, for realistic tolerance analysis the joint-pdf Pij needs to satisfy the three 
equations (6.28) - (6.30). The conditions do not determine the joint-pdf Pij completely3
and there remain some degrees of freedom. In [183] the following solution has been selected
Pij = (1 -  \puvI) • Wo(i, j)  +  \puv \ • W i ( i , j ) , (6.33)
where
w 0(i,j) =  Pu(i)Pv(j), (6.34)
Wi(i, j)  =  { P u ( i ) S ( i - j )  : Pu„> 0
\  Pu{i)5{N + l - i - j )  : puv < 0 V ’
and 6(i) is the Kronecker delta
4W = { n : ' (6'36) ^ 0 : otherwise
This solution can be interpreted as a superposition of the pdfs Wo and W\ describing 
uncorrelated and completely correlated variables respectively. The determination of this 
solution requires the knowledge of the correlation coefficient puv. The correlation coef­
ficients of the circuit parameters are supposed to be known from fabrication data. The 
correlations between QSOE expressions require detailed analysis which is discussed in 
Appendix A.I.
6.2.3 Step 3: Calculation of z-Values
Step 3 of QA is to calculate the values of the random variable
Zi j  =  Ui  o  V j  (6.37)
at the N 2 discretization points i , j  =  1 . . .  N.  The results of step 2 and step 3 are N 2 pairs
( Pij), describing the values of the random variable z by a iV2-point discrete pdf.
3Conditions (6.28) - (6.30) provide 27V+1 equations while Pij has N 2 degrees of freedom. Consequently,
for N  >  3 the degree of freedom is larger than the number of conditions.
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6.2.4 Step 4: Reduction to Appoint Discrete Variable
In step 4, the AT2-point pdf obtained by step 2 and step 3 is reduced to a corresponding 
N-point pdf. This reduction will be accomplished following the route:
• sorting of the N 2 pairs (Zij,Pij) with respect to increasing Zy.
• Combination of neighboured probability peaks.
The sorting of the N 2 pairs (Zij,Pij) is accomplished with help of the Quick Sort or 
Heap Sort algorithm [213]. The first one requires 0 { K 2), the second one 0 ( K  log2 K)  
computational steps to sort K  elements. Since K  = N 2, the complexity of Quick Sort is 
0(iV4) and of Heap Sort is 0 ( N 2 log2 N 2). In practical examples, it turns out that for 
small N  Quick Sort is the faster algorithm. However, for larger N,  Heap sort becomes 
faster due to the lower O-complexity. The result of the sorting is a sequence of probability 
peaks (zj,P/), I = 1...AT2, where z'ti < z[ for fa < fa. Neighboured peaks are now 
combined in a suitable way to reduce the N 2 peaks to a N-point pdf of the form
Z  = (ZU . . . , Z N), (6.38)
P(Z) = (P i , . . . , P jv). (6.39)
The details concerning the combination of neighboured probability peaks are presented in 
Appendix A.2.
6.3 Limitations of Quantile Arithm etic
Quantile Arithmetic as presented in the last section is approximately one order of magni­
tude faster than Monte Carlo analysis and shows in many cases comparable results [211].
However, QA has two limitations: on the one hand, QA reveals a lack of accuracy and
on the other hand QA still requires long computation time. These limitations are now 
explained.
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The QA approach described in the last section still has a lack of accuracy. For demon­
stration purposes, the resistive voltage divider circuit of Figure 6.3 (Page 146) will be 
analysed. The circuit parameters R\  and R 2 are assumed to be statistically uncorre­
lated, normal distributed with the nominal value R = 10 kO and the standard deviation 
of o =  500 Q. Applying a 13-point discretization with the cut-off points Riow = R  — 3gr  
and Rhigh =  R  +  3g r  yields for R\  and R 2 the discrete pdf already shown in Table 6.1.
QA has been implemented in MAPLE V [172] and applied to the QSOE (eq. 6.11, 
Page 146) describing the transfer function of the voltage divider. A Monte Carlo analysis 
using S  = 5000 samples is performed for comparison. The results of tolerance analysis are 
summarized in Table 6.2 and illustrated in Figure 6.6. Two conclusions can be derived 
from this comparison:
1. The QA predictions for the quantiles qi close to the centre of the pdf (i = 5,6,8,9) 
reveal a too small deviation A H  = H  — H  from the mean value H  =  0.5. As a result, 
the centre peak of the pdf of H  is predicted by QA as too high and too narrow.
2. The quantiles qi which refer to the outer corners of the pdf (i = 1,2,12,13) are 
predicted by QA to have a too large deviation from the mean value H . As a result, 
the deviations of the outer corners of the pdf of H  are predicted to be too large.
By applying QA to some circuit examples, it has been found that the above observations 
are almost generally valid. In that consequence, QA of [211] is not very precise in the 
prediction of high yield (specification limit intersects the outer corners of the pdf) and low 
yields (specification limit is near to the centre of the pdf).








1 0 .0 0 2 0 .0 0 2 [-0.057, -0.051] -0.078
2 0.009 0 .0 1 1 [-0.045, -0.043] -0.059
3 0.027 0.038 [-0.036, -0.034] -0.041
4 0.065 0.103 [-0.027, -0.025] -0.023
5 0 .1 2 1 0.224 [-0.018,-0.017] -0 .0 1 1
6 0.176 0.400 [-0.009, -0.008] -0.005
7 0 .2 0 0 0.600 [ - 0 .0 0 0 , 0 .0 0 0 ] 0.000
8 0.176 0.776 [0.008,0.009] 0.005
9 0 .1 2 1 0.897 [0.017,0.018] 0 .0 1 0
1 0 0.065 0.962 [0.026,0.028] 0 .0 2 2
11 0.027 0.989 [0.034,0.037] 0.043
1 2 0.009 0.998 [0.043,0.049] 0.064
13 0 .0 0 2 1.000 [0.054,0.064] 0.088
Table 6.2: Statistical results for transfer function H  of voltage divider
Quantiles Q(wi) refer to the deviation from mean value: A H  = H — H  
Monte Carlo results are given as 95% confidence intervals [214]
P(H)
0 4 -
. 0 2 -
0 . 4 5 0 . 5 5
Figure 6 .6 : Pdf of transfer function H  of voltage divider 
solid line: Quantile Arithmetic [183]
dotted lines: Monte-Carlo results (95% confidence limits)
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QA is approximately 10 times faster than Monte Carlo analysis. Nevertheless, QA as 
defined in [183] still requires considerable computation time. A balance has been made 
up concerning the computational requirements of the different steps of QA. The balance 




in dependence on number 
of discretization points N
Part of total 
computation time 
(for N  = 13)
1 0 ( N ) <1%
2 0 ( N 2) «4%
3 0 ( N 2) »4 %
4 0 ( N 2 log2 N 2) . . .  0(JV4) > 90%
Table 6.3: Balance sheet for computation time required by the different QA steps
computational expense of sorting. Any improvement concerning the speed of QA needs 
therefore to by-pass the straight forward sorting approach within step 4.
6.4 M odified Quantile Arithm etic (M QA)
In this section, QA is modified to improve its performance concerning the two limitations 
presented above. Firstly, the reason for the lack of inaccuracy of QA is explained. After 
that, a modification of QA will be proposed to increase precision of tolerance analysis. 
The derived Modified Quantile Arithmetic will be applied to an example to demonstrate 
the achieved improvement. Finally, a QA specific sorting algorithm is developed to speed 
up the computations of step 4.
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In the approach of [183] to QA, the joint-pdf Pij = P(ui,Vj) of two statistical variables u 
and v is assumed to be given by a superposition of the uncorrelated and fully correlated 
case (eq. 6.33). This assumption is correct for puv = ±1 and puv = 0. However, in the 
cases —1 < puv < 0 and 0 < puv < 1, equation (6.33) is just an approximation. To analyse 
the quality of this approximation, the voltage divider example is considered. The joint-pdf 
of the statistical variables R 2 and z\ = R\ 4 - R 2 is analysed. These variables are combined 
in the QSOE (eq. 6.11) to the transfer function H — Z2 = R 2 /Z1 . Assuming the same 
statistical properties for R\ and R 2 as before, the correlation coefficient of R 2 and z\ is 
Pr2z! = ^  ~  0.71. In Figure 6.7, scatter plots of the R 2-Z1 joint-pdf are illustrated. The
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Figure 6.7: Scatter plots of R2-z\ joint-pdf
left hand side: Monte Carlo analysis
right hand side: Quantile Arithmetic
. ’Wl-term/
plot on the left hand side has been generated by Monte Carlo analysis, the one on the 
right hand side shows a scatter plot according to the QA joint-pdf of equation (6.33). The 
comparison shows that QA strongly overweights the straight line which refers to ideal linear
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correlation. The statistical weights of this line originate from the Wi-term in equation 
(6.33). Additionally, it can be seen that regions which are near to the ideal correlation 
line are underweighted and peripheral regions are overweighted by the Wo contributions 
compared to the Monte Carlo analysis.
The consequences for deriving the pdf of H = z<i =  # 2 /^ 1  are explained with help of 
Figure 6 .8 . The solid lines are the equi-value contours which refer to constant values of
z l= R l+ R 2
2 2 000
w r
2 1 0 0 0
2 0 0 0 0
19000
18000
l'cdoo8500 9000 9500 10000
R 2
11000
Figure 6 .8 : QA scatter plot of R2-z\ joint-pdf and equi-value contours of z2 (solid lines)
Z2 . These contours are almost parallel to the line which refers to ideal correlation and the 
statistical weights of the Wi-term mostly contribute to z2 values near to the mean value 
Z2 = Z2 = 0.5 (middle contour line). As a result, the centre peak of the pdf of H  (see 
Figure 6 .6 ) is predicted to high by QA. The other inaccuracies of QA may be clarified 
similarly.
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6.4.2 Modification of Quantile Arithmetic
Improvements to the classical QA are achieved by a modification of this procedure con­
cerning a more realistic approximation for the joint-pdf Pi j  =  P ( u i , V j ) .  Within QA, this 
joint-pdf shows a strong discontinuity as it strongly overweights a singular line referring to 
ideal correlation. A more realistic, i.e. a more continuous, approximation of the joint-pdf 
can be generated using properties of multivariate normal (Gaussian) pdfs. According to 
the central limit theorem [212], the statistics of many random processes can be described 
by a normal or at least nearly normal pdf, especially in the case when many influences 
interact statistically. This situation applies well to the analysis of large scale circuits where 
the respective QSOE will exhibit many expressions which are influenced by many circuit 
parameters. The newly derived Modified Quantile Arithmetic (MQA) [184] is therefore 
based on multivariate normal pdfs.
Referring to equations (6.28) - (6.30), the joint-pdf Pij = P(ui,Vj) must fulfil the con­
dition set
N
^  P i j  =  P u {®)> 
j=l
N
y p a  = p m ),
h  (6-4°)
N  _  _
P i j ( U i - u ) ( V j  - v )
*«J=1 _— P u v
Assuming that u and v  are normal distributed, a multivariate pdf obeying these conditions 
can be found using an axis transformation in the parameter space
(:M ; 1
where A is a 2 x 2 matrix. An example for such a transformation is the ” Cholesky De­
composition” [215] which chooses the matrix A in such a way, that the new statistical 
variables (x , y) are described by an uncorrelated multivariate normal pdf. The Cholesky
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Decomposition is best suited for dealing with continuous normal pdfs. For application to 
discrete pdfs, this approach is modified. Since the discrete random variables Ui and Vj are 
described in terms of the indices i and j ,  any transformation concerning discrete random 
variables acts in the {i,j)~index space. The following approach will be considered:
= A with A = (  2l 2
V “ 2 2
= A- l with A 1 = 1 -1
1 1
(6.42)
This transformation yields new indices a and (3 and can be interpreted as a 45° rotation 
in index space as illustrated in Figure 6.9. Similarly to the Cholesky Decomposition, the
Figure 6.9: Transformation of indices i and j  to the new indices a  and (3
abstract random variables referring to the new indices a  and (3 are assumed to be statisti­
cally uncorrelated with the discrete pdfs Pa and Pp respectively. Then, the joint-pdf Pa 
of the old variables U{ and Vj is given by
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Pij = Pa ■ Pp
(6.43)
=  Pot(i,j) ' Pp{i,j)i
where cx(i,j) = i — j  and P(i,j) = i  + j  according equation (6.42). The question is how to 
choose P a  and P p  to fulfil the condition set (6.40).
To find the solution to this problem equation (6.43) is used in (6.40). After some
algebraic manipulation, which is reported in Appendix A.3, the following condition set for 
the new pdfs P a  and P p  is obtained:
N  N
Pu(i) =  Y Pv = Y P«{i,i)-pm )  = --- = (Po‘ * Pp) ( 2i)’ (6-44)
j = 1 j = 1
N  N
PvU) = ' £ P i j = 'EP«ij)-P0(.i,j) = --- = (p s * p0 ) ( W ’ (6-45)
i= l i= 1
N _  _E P i j ( u i  -  u ) ( V j  -  v )  2  2
Puv — — ‘ ’ — 2 i 2 ’ (6.46)
<Ju Ov CFp +
where Pa(k) =  Pa(—k) and means convolution. Herein, the mean value a  and the 
standard deviation aa of an index are defined as a  := Pa a  and a% := Pa(o: — a)2 
respectively. The solution of the condition set is based on the knowledge of the original 
pdfs Pu(i) and Pv(j) and of the correlation puv. According to Section 6.2.1, all random 
variables are described by the same set of probability peaks (P i,. . .  ,P/v). Consequently 
Pu(i) and Pv(j) are of the form
Pu(i) = P«(i) = Pi, (6.47)
where Pi is a discretized normal pdf according to equation (6.23) (Page 150). Since the 
convolution of two normal pdfs results again in a normal pdf, equations (6.44) and 
(6.45) can be solved by choosing Pa and Pp as normal pdfs. The details of the solution 
of the whole equation set (6.44) -  (6.46) are described in Appendix A.4. In Table 6.4 the 
properties of the solutions Pa and Pp are summarized.
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pdf discretization points mean value standard deviation shape
Pa a  =  —N .. . N a = 0 0-q =  ai\J  2(1 Puv) normal
Pp 1II .N
oII1^ ap — <jj-\/2(l -f- Puv) normal
Table 6.4: Solutions Pa and Pp of the condition set (6.44)-(6.46)
Considerations for Highly Correlated Variables
Direct application of MQA is revealed to be inaccurate in the case that the two random 
variables u  and v are strongly correlated, i.e. puv > 0.9 or puv < —0.9. For illustration, 
the correlation puv is assumed to have a target value pt =  0.95. By applying MQA to 
determine P i j  = P ( u i , V j )  according to equation (6.43) and using P a  and P p  according to 
Table 6.4 results in a ’’real” correlation of pr = 0.99. The difference of 0.04 seems not 
to be significant. However, under certain conditions the pdf of z = (u, v) may depend 
severely on correct correlation.
Example: u  =  v, au = av and z =  u  — v.
Since z = u — v is a purely linear relation the resulting standard deviation for z can 
be determined by using the RSS formula (6.6). After some algebraic manipulations, the 
following result is obtained:
(j z =  2a u \J 1 Puv • (6.48)
In the case of puv = 0.95 this leads to az = 0.2au while in the case of puv = 0.99 the result 
is az = 0.04au. The tolerances differ by a factor 5!
The reason for correlation inaccuracy is as follows: in the case of high correlation 
puv «  1 the standard deviation oa =  <jji/2(l — puv) of the index a  becomes very small,
i.e. smaller than 1 which is the sampling distance of P a . In such a case, the pdf P a  is 
narrow compared to the discretization distance which causes a significant discretization 
error. As a result of this discretization error the target and real standard deviation of 
a  differ ar ^  at. This difference causes puv to become too large (see equation 6.46). In
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Appendix A.5, a method is developed which removes this discretization error and allows 
correct treatment of highly correlated variables within MQA.
Im provem ent of MQA: Voltage D ivider Exam ple
To demonstrate the improvements of MQA the voltage divider circuit will be analysed 
again. The joint-pdf of i ?2 and z\ obtained by Monte Carlo analysis and MQA are shown 
in Figure 6.10. The MQA scatter plot is very similar to that generated with Monte Carlo
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Figure 6.10: Scatter plots of R2-z\ joint-pdf
left hand side: Monte Carlo analysis
right hand side: Modified Quantile Arithmetic
analysis. In Figure 6.11 the statistics of the transfer function H  is illustrated. The pdf 
predicted by MQA is completely within the 95% confidential limits of Monte Carlo analysis 
as opposed to the pdf predicted by QA (see Figure 6 .6 , Page 155). Consequently, using 
MQA instead of QA, a significant improvement in accuracy of yield prediction can be 
expected.
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Figure 6.11: Pdf of transfer function H  of voltage divider
dotted lines: Monte Carlo analysis (95% confidence limits) 
solid line: Modified Quantile Arithmetic
6.4.3 Fast Sorting in Modified Quantile Arithm etic
In Section 6.3.2 it has been found that the bottleneck of MQA is step 4: the sorting of N 2 
pairs (Zij,Pij) with respect to increasing Zij. The key to fast sorting within MQA is to 
take advantage of the monotony of the arithmetic operations = Ui o Vj. Assuming that 
the arithmetic operation is an addition, zij increases with U{ and Vj. As U{ and Vj increase 
with i and j  respectively, z j^ increases also with i and j. This property can be used to 
accelerate the heap sort algorithm. By applying the heap sort directly to MQA, a binary 
tree with all N 2 2 y-values is created [213]. In this tree, each element is smaller than its 
two successors. An example is shown in Figure 6.12. After all N 2 ^-elements have been 
inserted into the heap, they are successively extracted from the heap in increasing order 
of the ^-values. The insertion (and also the extraction) of one element into (from) the 
heap with N 2 elements is of log2 N 2 complexity [213]. Consequently, the creation of the
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1.9 2.2 1.4 1.1
/  \
2.0 2.8
Figure 6.12: A heap (binary tree) for sorting
whole heap is of N 2 log2 N 2 complexity and the extraction of the elements from the heap 
is again of N 2 log2  N 2 complexity. The overall complexity is then given as
complexity(heapsort) =  2N2 log2  N 2 =  4N 2 log2 N. (6.49)
Compared to other sorting algorithms this can be weighted as rather fast. However, by 
using the monotony properties of Zij, the heap sort algorithm can be accelerated. Not 
all N 2 -elements need to be in the heap at once. Obviously, for z^  = Ui + Vj the 
smallest element is zn ,  which is known without creating any heap at all. The next larger 
candidates are 2 1 2  and 2 2 1 - These elements are now inserted in a heap. The smaller 
element is extracted from the root of that heap as the next element of the sorted sequence 
(e.g. 221) yielding the actual sequence (211 , 221). Then the next candidates which are in 
accordance with monotony (in our example only 2 3 1  since 2 1 3  is smaller than 2 1 2  in any case 
because of monotony) are inserted in the remaining heap. This yields a new intermediate 
heap which is constituted of the elements 212 and 231 , the smaller one being the root. The 
procedure
• extraction of the root
• insertion of the next candidates
is successively continued until all elements are sorted and the heap is empty. An interme­
diate situation within the application of this algorithm is illustrated in Figure 6.13. The
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Figure 6.13: Sorting in MQA using monotony with respect to i and j  
filled circles: already in ordered sequence
squares: actual heap elements =  candidates for next element in
sequence
empty circles: not in heap yet and not in sequence yet
maximal number of simultaneous candidates is N. Consequently, the maximal number of 
elements in the heap is given by N  (instead of N 2) using this procedure. As a result, the 
overall complexity of the accelerated sorting algorithm is
complexity(heapsort,accelerated) =  2N 2 log2 N  (6.50)
which is 2 times faster than the straight forward heap sort algorithm. For other arithmetic 
operations than addition, similar algorithms have been developed within MQA and always 
an acceleration by a factor 2  has been achieved.
6.5 Im plem entation  o f M Q A  w ith in  H ierarchical Sym bolic  
A nalysis
For applying the MQA approach to tolerance analysis of analogue circuits, a symbolic 
description of the network behaviour is required. Since steps 2  to 4 (see Figure 6.2) are
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successively applied to each arithmetic operation, the expense of tolerance analysis is 
proportional to the number of terms in the symbolic network function.
The hierarchical symbolic approach of [89] can help to provide a highly compact net­
work description, even in the case of large scale circuits. Moreover, the generated SOE is 
very similar to the required QSOE format introduced in Section 6.2. However, two points 
need to be considered:
1. MQA operates on real random variables. Consequently, the SOE generated by [89] 
needs to be decomposed such that the real and imaginary parts of the expressions 
can be calculated separately. The real and imaginary parts are then treated as two 
separate random variables as described in [216].
2. MQA operates only on binary symbolic expressions. For this reason the SOE needs 
to be converted into a suitable format.
Example: the expression z =  a • b • c is converted to the sequence z\ =  a • 6, 2  =  z\ • c.
A SOE-QSOE interface has been written in MAPLE V [172]. Herein, the SOE generated 
by the hierarchical symbolic analysis [89] is converted into a QSOE according the two steps 
described above. Since all arithmetic operations within the SOE are additions, subtrac­
tions, divisions and additions, the conversion can be performed automatically. The MQA 
algorithm as described in the previous sections has also been implemented in MAPLE V. 
The inputs to this algorithm are the QSOE generated by the SOE-QSOE converter and the 
parameter pdfs provided by the user. The output of the MQA procedure is the tolerance 
information of the network function(s) requested by the user. The overall architecture of 
the proposed symbolic tolerance analysis procedure [184] is shown in Figure 6.14.











Figure 6.14: Architecture of symbolic tolerance analysis [184]
6.6 Experim ental Results
The symbolic MQA approach developed in the previous sections is now applied to prac­
tical circuits to examine its efficiency and limitations. For this purpose, comparisons of 
the circuit tolerances derived with MQA, QA, Monte Carlo analysis and RSS will be per­
formed. Two circuit examples are chosen for benchmarking: an active biquad circuit and 
the large scale bandpass circuit already examined in Chapter 5. Important criteria for 
benchmarking are precision on the one hand and efficiency, i.e. computational cost, on the 
other hand.
6.6.1 Active Biquad Circuit
The biquad circuit to be analysed is shown in Figure 6.15. The operational amplifiers 
are treated as ideal amplifiers with infinite amplification, zero output and infinite input 
resistance. Then, the resonant frequency f res, the filter amplification A  at the resonant





Figure 6.15: Biquad circuit
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The nominal values of the resistors and capacitors are chosen as shown in Table 6.5, which
Ri R 2 Rs R a Rs R g R 7 Ce Cg
1 0  kn 1 0  kn 1 0  kn 1 0  kn 1 0  kn 1 0  kn 1 0 m In F InF
Table 6.5: Filter parameter values for f res = 16kHz, A = 1 and Q =  1
refers to a resonant frequency of f res = 16kHz, amplification A = 1 and Q = 1. Tolerance 
analysis is performed assuming the following situation:
• circuit parameters are uncorrelated, normal distributed with a standard deviation 
of 5% of the respective nominal value.
• MQA and as well QA are applied using a 13-point discretization4 with the cut-off 
points yiow = y - 3 a  and yhigh = y + 3o.
• Monte Carlo analysis with S  = 5000 samples is performed for comparison purposes.
4 It has been found out that a discretization with N  =  13 is sufficient in the case of cut-off points of 
y±3<r. By using a larger N  the accuracy is not improved significantly, however, computing time increases.
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All tolerances derived by Monte Carlo analysis will be given in terms of the respective 
95% confidence interval according to [214].
Pdf of Transfer Function H  at one specific Frequency
Firstly, the magnitude of the transfer function \ H \  at one specific frequency (30 kHz) is 
considered. The statistical pdfs predicted by Monte Carlo analysis, RSS5, QA and MQA 
are compared. The quantiles qi, i = 1 .. .  13, of the pdf of the transfer function magnitude 







Monte Carlo RSS QA MQA
1 0.002 0.002 [-0.178, -0.158] -0.184 -0.215 -0.150
2 0.009 0.011 [-0.143,-0.130] -0.153 -0.159 -0.127
3 0.027 0.038 [-0.115,-0.107] -0.123 -0.117 -0.105
4 0.065 0.103 [-0.086, -0.082] -0.092 -0.078 -0.081
5 0.121 0.224 [-0.060, -0.057] -0.061 -0.043 -0.056
6 0.176 0.400 [-0.031, -0.028] -0.031 -0.025 -0.030
7 0.200 0.600 [-0.001,0.002] 0.000 -0.002 -0.002
8 0.176 0.776 [0.030,0.034] 0.031 0.023 0.029
9 0.121 0.897 [0.062,0.067] 0.061 0.047 0.061
10 0.065 0.962 [0.097,0.103] 0.092 0.093 0.095
11 0.027 0.989 [0.132,0.142] 0.123 0.154 0.133
12 0.009 0.998 [0.163,0.177] 0.153 0.235 0.175
13 0.002 1.000 [0.198,0.238] 0.184 0.368 0.222
Table 6.6: Comparison of Monte Carlo analysis, RSS, QA and MQA: quantiles of transfer 
function magnitude q i ( \ H \ )  (deviation from mean value)
RSS, QA and MQA plotted and compared with Monte Carlo analysis in Figure 6.16, 6.17 
and 6.18 respectively.
5 The required sensitivity information is derived using the parallel sensitivity analysis approach of Chap­
ter 5.
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Figure 6.16: Comparison of RSS and Monte Carlo analysis: P(\H\) at 30 kHz 
solid line: RSS
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Figure 6.17: Comparison of QA and Monte Carlo analysis: P(\H\) at 30 kHz 
solid line: QA
dotted lines: Monte Carlo 95% confidence limits
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Figure 6.18: Comparison of MQA and Monte Carlo analysis: P(\H\) at 30 kHz 
solid line: MQA
dotted lines: Monte Carlo 95% confidence limits
The following observations are made:
• The RSS pdf is in accordance with Monte Carlo analysis for small deviations (up 
to 15%, quantiles i = 5,6,7,8,9). However, for large deviations (> 20%, i < 4 or 
i > 10), RSS and Monte Carlo analysis yield different results. For examples, the 
RSS quantiles q \  = —0.184 and <713 =  0.184 lie outside the respective Monte Carlo 
95% confidence interval.
• QA shows the over-/undershoot character already reported.
• MQA is in good accordance with Monte Carlo analysis and describes the larger
deviations (q \  and q \ s )  almost exactly.
The reason why RSS is not able to predict the larger deviations of \H\ correctly lies in
the fact that RSS is restricted to purely linear parameter-performance dependencies. In 
the above example however, non-linearities occur which can be seen from the fact that
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Monte Carlo analysis yields a nonsymmetric performance pdf P(\H\)  (|<7i| ^  |?13 |) in 
spite of completely symmetric (normal) parameter pdfs. MQA is able to predict this 
nonsymmetry correctly which shows that it can handle these nonlinearities.
T olerances o f  Transfer F u n ction  H  over F requency  R an ge
Next, the tolerance behaviour of the transfer function magnitude \H\ over varying fre­
quency is analysed. Herein, the following definitions will be used:
• The n eg a tiv e  and p o s itiv e  lcr-to lerances are defined as the deviations given by 
the quantiles <75 and q$ respectively.
• The n eg a tiv e  and p o s itiv e  2cr-tolerances are defined as the deviations given by 
the quantiles <73 and qn  respectively.
•  The n eg a tiv e  and p o s itiv e  3cr-tolerances are defined as the deviations given by 
the quantiles qi and <713 respectively.
The names lcr-, 2cr- and 3<r-tolerances refer to the situation that in the case of normal 
pdfs, the respective quantiles describe the lcr-, 2cr- and 3 cr deviations (see Section 6.2.1). 
The lcr-, 2cr- and 3cr-tolerances of the magnitude of the biquad transfer function versus 
frequency \H(freq)\  are plotted in Figure 6.19, 6.21 and 6.23 respectively. Thereby the 
QA and MQA results are compared with the Monte Carlo 95% confidence limits. Figure 
6.20, 6.22 and 6.24 show the relative lcr-, 2 cr- and 3cr-tolerances respectively. Relative 
deviations are defined by
d(abs(H))  := | g | ~ | g |  (6.54)
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Figure 6.19: lcr-Tolerances of \H\ derived from QA (above) and MQA (below) 
solid line: nominal value
dotted lines: lcr-tolerances
crosses: Monte Carlo 95% confidence limits of lcr-tolerances
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Figure 6.20: Relative lcr-Tolerances of \H\ derived from QA (above) and MQA (below) 
diamonds (above): QA relative lcr-tolerances 
boxes (below): MQA relative lcr-tolerances
vertical lines: Monte Carlo 95% confidence intervals of lcr-tolerances
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Figure 6.21: 2a-Tolerances of \H\ derived from QA (above) and MQA (below) 
solid line: nominal value
dotted lines: 2 <r-tolerances
crosses: Monte Carlo 95% confidence limits of 2<j-tolerances
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Figure 6.22: Relative 2cr-Tolerances of \H\ derived from QA (above) and MQA (below) 
diamonds (above): QA relative 2 cr-tolerances 
boxes (below): MQA relative 2cr-tolerances
vertical lines: Monte Carlo 95% confidence intervals of 2cr-tolerances
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Figure 6.23: 3a-Tolerances of \H\ derived from QA (above) and MQA (below) 
solid line: nominal value
dotted lines: 3a-tolerances
crosses: Monte Carlo 95% confidence limits of 3a-tolerances
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Figure 6.24: Relative 3a-Tolerances of \H\ derived from QA (above) and MQA (below) 
diamonds (above): QA relative 3cr-tolerances 
boxes (below): MQA relative 3<r-tolerances
vertical lines: Monte Carlo 95% confidence intervals of 3cr-tolerances
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The following conclusions can be drawn from the comparison with Monte Carlo analysis:
• While QA predicts the 2cr-tolerances with moderate accuracy, the lcr-tolerances are 
predicted too small. On the other hand, the 3<r-tolerances are predicted too large. 
This is in accordance with the over/-undershoot character reported previously.
• The tolerances predicted by MQA are in good agreement with Monte Carlo analysis: 
in most cases the MQA results for the lcr-, 2cr- and 3cr-tolerances are within or 
nearby the respective Monte Carlo 95% confidence interval. The reason for the good 
precision is the realistic approximation of joint-pdfs within MQA.
MQA provides an accurate prediction of the circuit tolerances over the whole range of devi­
ations. Consequently, MQA is suited for yield prediction even if yield is low (specification 
limit intersects the pdfs near to the mean value) or high (specification limit intersects the 
outer corners of the pdf).
Comparison of Computing Time Requirements
The plots showing the relative tolerances indicate that even in the case of a Monte Carlo 
analysis with S  = 5000 samples, the 95% confidence intervals can have significant exten­
sion, especially in case of the 3cr-tolerances. For example, consider the positive 3cr-tolerance 
at 30 kHz. According Table 6.6, the respective 95% confidence interval [0.198,0.238] has 
an extension d =  0.238 — 0.198 =  0.040. With respect to the total 3cr-deviation of «  0.2 
this results in a relative uncertainty of 0.04/0.20 =  20%. For other frequencies, compara­
ble uncertainties occur, e.g. 26% at 5 kHz. Reducing S  would cause even larger confidence 
intervals. Therefore, to get reliable results, it is not wise to reduce S  significantly, say 
below 1000. This is the reason why Monte Carlo analysis is very time-consuming. The 
main advantage of quantile arithmetic, QA but especially MQA, is speed of analysis. The 
computing times required for tolerance analysis of the biquad circuit axe shown in Ta­
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ble 6.7. QA runs 18 times and MQA 26 times faster than a Monte Carlo analysis with 
S  =  5000 samples. MQA requires less computing time than QA because of the accelerated 
sorting described in Section 6.4.3.
method computing time
Monte Carlo 250.0 secs
QA 14.2 secs
MQA 9.5 secs
Table 6.7: Computing times6 for tolerance analysis of the biquad circuit 
L im itations of M QA
In the region of the resonant frequency f res =  16kHz a difference between the 3<7-tolerances 
predicted by MQA and Monte Carlo analysis occurs (see Figure 6.23). The reason for this 
difference is now investigated. Basically, there are two sources of inaccuracy within MQA:
• discretization error
• non-linear correlations between QSOE expressions
With respect to the first item, a 13-point discretization has been chosen to minimize 
discretization error. It turns out that increasing N  beyond a value of 13 doesn’t improve 
accuracy significantly, but increases computational expense.
Concerning the second item, it is important to note that, in principle, MQA takes 
into account statistical correlations between different QSOE expressions. However, the
statistical correlation between two expressions u and v are measured with help of a linear
6All computing times were measured on a spare ultra 10 workstation in a large computer network. 
MAPLE runs in an interpreter mode which results in rather long computing times. Within our comparison, 
the Monte Carlo analysis uses also the SOE description for circuit simulation. In most cases, SOE analysis 
is faster than numerical simulation [138]. Applying a straight forward Monte Carlo analysis with numerical 
simulation would therefore be even slower.
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correlation coefficient puv according to equation (6.30) (Page 151). Consequently, MQA 
(but also QA) accounts only for linear correlations. In case of non-linear correlations 
between QSOE expressions, MQA is only an approximation.
Since the discretization error has been minimized, it can be supposed that the inaccu­
racy observed above is caused by non-linear QSOE correlations. To prove this assumption, 
the QSOE describing the transfer function magnitude \H\ of the biquad has been analysed 
in detail. The QSOE consists of 120 expressions. It turns out that the ’’troublemaker” is 
expression z m  = Zil0 +  z\09. The problem is that the tolerance interval [qi,qi3] of the 
expression z \ \ 0  has its centre approximately at zero. As z^q  is non-monotonic around 
2 1 1 0  =  0, z m  depends on z \\ 0  in a strongly non-linear fashion. As a result, the statistical 
correlation between z \\ 0  and z m  is strongly non-linear. Some of the successor expres­
sion Z1 1 2 , Z113, . . .  , z  1 2 0  depend on both the expressions zno and z m -  Within MQA, the 
statistical pdfs of such expressions is derived by calculating the joint-pdf of z \\ 0  and z m  
according to equation (6.43) (Page 161) where Pa and Pp depend on the correlation co­
efficient piio,ni according to Table 6.4 (Page 162). Since the linear correlation coefficient 
Piio,m is only a very rough approximation of the real nonlinear correlation between zno 
and z m ,  the statistics predicted by MQA for the respective successor expressions may 
be not accurate. Indeed, comparing MQA with Monte Carlo analysis reveals that the 
tolerances of all Z { , i <  112, are predicted correctly by MQA while the tolerances for some 
Zi,  i  > 112, are inaccurate.
From the results presented so far, it can be concluded that MQA is able to handle 
’’moderately non-linear” parameter-performance dependencies correctly. This has been 
verified by examining the biquad transfer function at 30 kHz (see Table 6.6). Here MQA 
is superior to RSS which is restricted to purely linear relations. MQA becomes inaccurate 
when the correlation of two QSOE expressions is strongly non-linear, i.e. non-monotonic.
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Tolerances of B iquad w ith  different Q-values
Next, the biquad circuit with different Q-values is analysed. Table 6.8 shows the nominal 
parameter values yielding Q-values of 3 and 10 respectively. For tolerance analysis, uncor-
Q Ri R2 Rz R 4 R 5 R q R7 C6 Cs
3 50 ktl lOfcfi lOJfcfi mo, 10 kCl 30 kQ, 1 0  kn InF InF
10 190 kQ 10 kQ, 10 kO 1 0  kn 1 0  kn 100 kQ 10 kti InF InF
Table 6.8: Filter parameters for f res = 16kHz, A = 1 and different Q-values
related normal distributed parameters are assumed with a standard deviation of 1% with 
respect to the nominal values. The results of MQA and Monte Carlo analysis are shown 
in Figure 6.25 and 6.26 respectively. Since for Q = 3 and Q = 10 the resonant peaks are 
more concentrated around f res =  16kHz than in the Q = 1 case, these plots reach only to 
the frequency f  = 30kHz.
For most frequencies, the MQA results are in good accordance with Monte Carlo anal­
ysis. Only at the resonant frequency f res =  16kHz, a difference concerning the positive 
3a-tolerances occurs between MQA and Monte Carlo analysis. The origin of this inaccu­
racy is the same as reported before. The reason why the difference is larger for Q = 10 
than for Q =  3 lies in the strong non-linear influence of the parameters on the transfer 
function at the narrow resonant peak.
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Figure 6.25: 3<r-tolerances of transfer function of biquad with Q = 3,
above: nominal value (solid line) and MQA 3<r-tolerances (boxes) 
below: relative 3cr-tolerances, MQA (boxes),
Monte Carlo 95% confidence intervals (vertical lines)
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Figure 6.26: 3cr-tolerances of transfer function of biquad with Q = 10,
above: nominal value (solid line) and MQA 3 <7 -tolerances (boxes) 
below: relative 3cr-tolerances, MQA (boxes),
Monte Carlo 95% confidence intervals (vertical lines)
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6.6.2 Large Scale Bandpass Filter
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Figure 6.27: Bandpass circuit
stage fres Q-value A
biquad 1 8  kHz 3 3
biquad 2 8  kHz 3 3
biquad 3 16 kHz 3 2 . 2
biquad 4 16 kHz 3 2 . 2
amplifier - - 1
Table 6.9: Design of bandpass stages
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stage circuit parameters
biquad 1 # i # 2 # 3
R4 # 5 # 6 # 7 # 9 C e c 8
50 kn 50 kQ io kn 10 ktt lOfcfi 30kQ io kn 10A;Q 2 n F 2 nF
biquad 2 R io # 1 1 # 1 2 # 1 3 # 1 4 # 1 5 # 1 6 # 1 8 C l5
C y j
50 kn 50Jfcft 10 kti lO&ft io kn 30kH i o m io kn 2 n F 2 nF
biquad 3 R 19 # 2 0 # 2 1 # 2 2 # 2 3 # 2 4 # 2 5 # 2 7 c 24 C 2 6
50 kQ 50 kn io kn lOfcft io kn 2 2  m io kn lOfcfi In F InF
biquad 4 # 2 8 # 2 9 # 3 0 # 3 1 # 3 2 # 3 3 # 3 4 # 3 6 ^33 C 35
50 kO 50 ktt 10 kQ lOfcll io kn 2 2  m i o m io kn In F In F
amplifier # 3 7 # 3 8 # 3 9 # 4 0
lO&ft WkQ, 10 kQ, io kn
Table 6.10: Bandpass filter: nominal parameter values
procedures tackling large scale networks and has been considered for sensitivity analysis 
already. The bandpass circuit consists of one amplifier stage and four biquads which have 
the same structure as the one shown in Figure 6.15 (Page 169). These stages are designed 
to have the properties shown in Table 6.9. The respective parameter values of this design 
are listed in Table 6.10. Tolerance analysis is performed assuming the following situation:
• circuit parameters are uncorrelated, normal distributed with a standard deviation 
of 1% of their nominal value.
• MQA and as well QA are applied using a 13-point discretization with the cut-off 
points y[ow = y -  3cr and yhigh = y + 3a.
• Monte Carlo analysis with S  = 2500 samples is performed for comparison purposes.
The tolerances of the transfer function magnitude predicted by QA and MQA are compared 
with Monte Carlo analysis in Figure 6.28. In Figure 6.29 the respective relative tolerances 
are plotted over frequency.
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Figure 6.28: 3cr-Tolerances of bandpass |Jff| derived from QA (above) and MQA (below) 
solid line: nominal value
dotted lines: 3cr-tolerances
vertical lines: Monte Carlo 95% confidence intervals
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Figure 6.29: Relative 3cr-Tolerances of \H\ derived from QA (above) and MQA (below) 
diamonds (above): QA relative 3<r-tolerances 
boxes (below): MQA relative 3cr-tolerances
vertical lines: Monte Carlo 95% confidence intervals
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The tolerances of MQA are mostly in good agreement with Monte Carlo analysis. Com­
putation times of Monte Carlo analysis, QA and MQA are compared in Table 6.11. MQA
method computing time
Monte Carlo 1980 secs
QA 163 secs
MQA 109 secs
Table 6.11: Computing times for tolerance analysis of the large scale bandpass circuit
runs 18 times faster than Monte Carlo analysis, despite the fact that the Monte Carlo 
samples have been reduced from S  = 5000 to S = 2500. As can be seen in Figure 6.29, the 
reduction from S  = 5000 (in the biquad tolerance analysis) to S  = 2500 in the bandpass 
analysis results in relatively wide confidential intervals. Reducing S  significantly below 
2500 would cause the Monte Carlo results for the 3cr-tolerances to become very uncertain. 
Consequently, Monte Carlo analysis can only be accelerated when very low accuracy is 
acceptable. Here, MQA provides a sensible compromise with respect to accuracy and 
computation time.
6.7 Summary &: Conclusions
A symbolic tolerance analysis procedure has been presented in this chapter. Starting from 
the Quantile Arithmetic approach of [183], modifications have been proposed which led 
to the development of a Modified Quantile Arithmetic. The achieved improvements with 
respect to the previous Quantile Arithmetic are
• significantly higher accuracy,
• acceleration of the analysis by up to a factor of two.
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The combination of the Modified Quantile Arithmetic with the SOE method of [89] yields 
an automatic tolerance analysis procedure applicable to large scale analogue circuits. In 
the presentation of circuit examples, the Modified Quantile Arithmetic has been compared 
with the two currently most popular tolerance analysis methods: the RSS technique and 
the Monte Carlo analysis. Modified Quantile Arithmetic is approximately 20 times faster 
than Monte Carlo analysis and yields in most cases equivalent results, except there ex­
ist strong parameter-performance non-linearities. Compared to RSS, Modified Quantile 
Arithmetic is not so fast but provides better accuracy. In that consequence, Modified 
Quantile Arithmetic can be considered as a middle course between RSS and Monte Carlo 
analysis leading to a compromise concerning computing time requirements on the one hand 
and accuracy on the other hand. For these reasons, Modified Quantile Arithmetic holds 
promise for the application in the design process of today’s large scale analogue circuits.
Chapter 7
Conclusions & Future Work
This chapter summarizes the work described in this thesis and discusses the results. Ideas 
for further improvements of the presented techniques are given and future directions for 
research in analogue design support and tolerance analysis suggested.
During the last decade, the development of the analogue part of ICs has become a 
bottleneck due to the lack of CAD tools. Especially the absence of an efficient tolerance 
analysis support causes low yield, increased product cost, decreased quality and longer 
time to market. The reasons for the impracticability of the currently available tolerance 
analysis techniques were traced back to the growing complexity of analogue circuits which 
results in unrealistically large computing times.
To improve this situation, two directions of work were presented in this thesis:
• charac te risa tion  su p p o rt by providing a technique for structured design-for-testability 
(DFT) and parametric fault diagnosis. Such a technique alleviates the localization
of circuit blocks responsible for performance deviations.
• design su p p o rt by providing effective tolerance analysis techniques applicable to 
today’s large scale analogue circuits.
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7.1 Parametric Fault Diagnosis
Parametric fault diagnosis is strongly related to test issues. For this reason, an overview 
on testing digital, analogue and mixed-signal circuits was given in Chapter 2. The tech­
niques for testing digital circuits are quite mature. This has become possible through the 
availability of easy to analyse fault models which can be used for automatic test pattern 
generation and which allow for a structural, defect oriented test approach.
Then, the difficulties related with analogue test and the reasons why mostly a func­
tional test approach is chosen in the analogue domain were outlined. The analogue fault 
modelling techniques were classified into hard fault-, soft fault- and hierarchical fault mod­
elling. The methods for analogue test generation were categorized into simulation before 
test (SBT) and simulation after test (SAT). The first category is primarily usable for hard 
fault testing and achieves fault detection with the help of a fault dictionary. The methods 
of the second category are suited to soft fault testing and aim at both fault detection 
and localization using either parameter identification, fault estimation or fault verification 
techniques. Finally, the different DFT suggestions to alleviate the testing of analogue and 
mixed-signal ICs were described.
Based on this overview, it has been decided to use a topological SAT method with 
fault verification as the basis for the development of a parametric fault diagnosis algorithm 
(FDA). The reasons for this choice were the following:
1. a SAT technique is more appropriate than a SBT method for diagnosing parametric 
deviations.
2. a parameter identification technique cannot be applied to integrated circuits due to 
the high number of test nodes required.
3. topological fault verification methods are computationally more efficient than estima-
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tion methods and can also be applied to diagnosing multiple simultaneous parametric 
deviation faults.
Prom the available topological SAT techniques with fault verification Wey’s fault diagnosis 
approach was chosen because
1. a testability condition is formulated that is merely based on the circuit’s topology. 
This allows for the development of a structured DFT method which can be applied
in an early design stage before the chip has been laid out.
2. given a maximal number of simultaneous parametric faults (input by the user), a 
minimal set of test points is selected which guarantees diagnosibility at minimal 
impact on circuit behaviour.
3. no additional on-chip circuitry is required.
4. all steps in the fault diagnosis procedure are algorithmically formulated. Therefore
an automatic tool support can be programmed.
In Chapter 3, Wey’s fault diagnosis procedure was described in detail. The underlying 
circuit description, the component connection model (CCM), and the self test (ST) algo­
rithm were introduced. Then the limitations of this approach concerning the applicability 
to large scale ICs and switched capacitor (SC) circuits were discussed. To overcome the 
circuit size limitations, a hierarchical modelling strategy was proposed. Emphasis was 
drawn to the inclusion of hierarchical models into the CCM and the implications for the 
developed hierarchical fault diagnosis algorithm (HFDA). Furthermore, the CCM was ex­
tended to a voltage/charge based discrete-time description such that the HFDA becomes 
applicable to SC circuits. Finally, the ANSI C implementation of the HFDA was applied 
to a practical circuit example to diagnose single parametric deviation faults.
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It is important to note that the development of the HFDA was organized as a collabo­
ration between the University of Bath and the Robert Bosch company. The contributions 
of the author concentrated on the modelling aspects. For a description of HFDA proper­
ties which are not directly related to modelling and for a more comprehensive collections 
of experimental results, the reader is referred to [79].
The following conclusions can be drawn from the practical application of the HFDA:
1. under ideal conditions (high measurement precision, no tolerances of fault-free com­
ponents) the HFDA provides correct fault diagnosis in most cases.
2. single and multiple faults can be diagnosed.
3. the benefits of the hierarchical approach are:
• significantly reduced computing time and storage requirements making feasible 
the parametric diagnosis of large scale circuits. In [79] a hierarchical represen­
tation of a passive passive resistor circuit reduced the number of circuit edges 
from 18 to 14 and the number of test cycles required for the diagnosis from 
248 to 5. This shows that large computing time reductions are achievable. The 
major resason for this improvement is the strong reduction of the number of 
required test cycles rather than accelerated matrix operations.
• since the hierarchical approach reduces the number of variables in the circuit 
description the number of test points is also reduced which enhances the appli­
cation of the HFDA to integrated circuits.
4. the drawbacks of the hierarchical approach are:
• the diagnosis resolution is reduced because the HFDA can provide only go/no- 
go testing on a hierarchical circuit block.
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• the convergence of the ST algorithm to reliable test results is sometimes de­
teriorated by a too high hierarchical description level. Firstly, the number 
of tester/testee-partitions is diminished by enclosing several lower level compo­
nents into one hierarchical block. Secondly, the hierarchical approach causes the 
connection matrices to be more sparse which reduces the number of tester/testee- 
partitions for which the Pseudo Circuit equations exist.
• the generation of the hierarchical models inevitably adds some overhead in 
the application of the HFDA. This is especially true when a structural testing 
approach is chosen in which the tolerances of a hierarchical block need to be 
derived from the statistics of its components by tolerance analysis. However, as 
circuit complexity increases, the designer is also forced to a hierarchical design 
strategy in which behavioural models need to be developed and specified. In 
such a situation, the models developed by the designer can be used directly 
within the HFDA for the characterisation test. This is similar to the approaches 
adopted in [217, 218].
5. under real conditions, the HFDA in the current version is not applicable. Measure­
ment inaccuracies as well as tolerances in fault-free components (which can not be 
avoided with analogue devices) cause the decision algorithm to work improperly.
Based on the experiences with the application of the HFDA the following recommendations 
for future enhancement can be made:
• Obviously, the HFDA becomes most effective when a sensible compromise in the 
hierarchical description level is accomplished. Investigations concerning the optimal 
hierarchical level would help. Important criteria in this respect are the diagnosibility 
on the one hand and computation time on the other hand.
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• the main requirement for the practical applicability of the HFDA is the reliability 
of the diagnosis results under real conditions. Therefore, the decision algorithm of 
the ST approach of [57, 79, 86] has to be modified in a way that tolerances of fault- 
free components don’t affect its performance (avoid tolerance masking) and that the 
HFDA becomes insensitive to measurement inaccuracies. Interesting is that the most 
critical point of the exact decision algorithm within the ST approach is the following: 
‘more than one testees are tested failed => all testees are good’. Investigations why 
this statement causes most error and whether it is possible to remove this statement 
from the HFDA may be helpful.
• one observation during the evaluation of the HFDA was that many test cycles are 
not testable. This is especially true when a high hierarchical description level has 
been chosen. A consequence is that many additional test cycles need to be processed 
before a reliable diagnosis result is achieved which causes an overhead in test time. 
Alternatively, it may happen that the diagnosis capability is deteriorated and no 
reliable test result is achieved at all. Examples for this situation occured with the 
filter circuit (second and third line from below in Table 3.6). These observations are 
an indication that an improvement of the test point selection is required. Addition­
ally, the circuit tree generation can be optimised with respect to an enhancement of 
the number of testable test cycles. Methods in those directions have been currently 
presented in [60].
• the application of the HFDA to hierarchical networks and SC circuits showed that 
the selection of the optimal tree may require a lot of time. This is caused by the 
fact that the HOTG (see page 48) firstly chooses a tree to achieve sparse system 
matrices. It is checked only afterwards whether the tree is in accordance with the 
hierarchical model structure. This procedure can be accelerated significantly if it is
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possible to fulfill the hierarchical restrictions directly within the HOTG.
• at the moment, the next tester/testee-partition is chosen without taking into con­
sideration the previous test results, except in the case that enough components are 
tested good to achieve reliable test results in the next partition. The convergence 
of the HFDA to correct diagnosis results can be improved significantly by appropri­
ately storing the results of previous test cycles. This information helps to evaluate 
the results of the current test cycle and to choose the tester/testee-partition for the 
next test cycle in a more deterministic manner.
• the calculation of the next tester/testee-partition is currently also a computation 
time bottleneck. This is caused by the applied recursive algorithm which works as 
follows: when deriving the 100th partition, for example, the algorithm starts from 
the first one and recursively proceeds through all predecessors until arriving at the 
100th partition. A faster algorithm should have the capability to derive the 100th 
partition directly from the 99th partition.
• in the case that a terminal of a hierarchical component is connected to the reference 
node, some dynamic degrees of freedom can be removed from the circuit description. 
The respective component matrix can be collapsed by deleting rows and columns 
which refer to the respective terminal and by removing the respective component 
edges from the circuit graph. This accelerates the HFDA performance. At the 
moment the matrix reductions must be done manually and an automatic procedure 
would make life much easier.
• one major natural continuation to the fault diagnosis work is to extend the HFDA 
to deal with non-linear analogue as well as mixed-signal circuits. The approach 
investigated in [85] may be suitable in this proposed research direction. The inclusion
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of non-linear effects like opamp offset can even be achieved with slight additions to 
the actual HFDA. Offset can be modelled by just changing the component equation 
(3.1) from b = Za  to b = Za  +  o f f  where o f f  represents the offset effects.
7.2 Symbolic Tolerance Analysis
The main purpose of the thesis was to develop and investigate techniques for efficient 
tolerance analysis which are applicable to large scale analogue circuits. An important 
focus of the work was to improve the accuracy of the developed methods and to reduce 
their computational expense.
Symbolic analysis has been chosen as a basis for the investigations in this thesis. 
The advantage of symbolic analysis is that only one simulation run is needed in which 
a symbolic expression for the circuit behaviour is generated. During tolerance analysis, 
successive evaluations of the compiled symbolic expression replace then the necessity for 
any extra time-consuming numerical iterations through the simulator.
In Chapter 4 the current state of the art in symbolic analysis of analogue circuits was 
reviewed. Symbolic analysis is useful for getting insight into circuit behaviour, for circuit 
optimization procedures and for iterative tasks which require repetitive formula evaluation. 
The capabilities and limitations of symbolic analysis were outlined. Currently, symbolic 
analysis is most appropriate for the frequency domain simulation of small signal behaviour. 
Then the various symbolic methods are classified in respect of their algorithmic aspects. 
A primary purpose of this chapter was to find out which technique is most efficient for 
tolerance analysis of large scale networks. Herein, important criteria were
• the number of terms in the symbolic network function should be as low as possible. 
This reduces numerical evaluation time during tolerance analysis.
• the possibility to analyse the influence of all circuit elements with arbitrary value
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range of the element parameters.
• good accuracy over the whole frequency range.
A comparison of the available methods with respect to these criteria showed that the 
symbolic hierarchical decomposition is the best solution. SCAPP has been selected as a 
well-known hierarchical technique with high performance in the case of large scale net­
works. Finally, the reader was introduced to the three major steps of SCAPP, binary 
circuit partitioning, subcircuit analysis and upward hierarchical analysis. The outcome of 
SCAPP is a symbolic network function in the form of a ’’sequence of expressions” (SOE) 
in which the number of terms grows typically linearly with circuit size (instead of the 
traditional exponential growth). This makes the SOE approach attractive for the analysis 
of large scale circuits.
7.2.1 S ym bolic  S en sitiv ity  A nalysis
An important technique which helps in tolerance investigations is sensitivity analysis. To 
make this technique efficient for today’s large scale analogue circuits, Chapter 5 was dedi­
cated to hierarchical symbolic sensitivity analysis. At first, the role of sensitivity methods 
in tolerance analysis, tolerance design and circuit optimization was outlined. The dif­
ferent numerical and symbolic approaches were compared concerning their computational 
expense. Symbolic sensitivity analysis has its advantages when the behaviour at many fre­
quency and parameter points needs to be investigated. Since the effectiveness of symbolic 
sensitivity analysis is directly related to the number of terms in the network function, the 
techniques developed in this thesis were based on the SOE approach.
Chapter 5 continued by discussing the previous symbolic sensitivity procedures using 
the SOE. The Directed Acyclic Graph (DAG) was introduced which represents dependen­
cies between the expressions of the SOE and helps in implementing automatic symbolic
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sensitivity analysis. The drawback of the SOE sensitivity techniques previously presented 
in literature is that they still require a large number of arithmetic operations when the 
sensitivities with respect to many or all parameters need to be determined. Efficient multi­
parameter sensitivity analysis, however, is essential for tolerance analysis and tolerance 
design.
Two novel SOE methods for fast multi-parameter sensitivity were then presented:
• the balanced, symbolic sensitivity analysis and
• the parallel symbolic sensitivity analysis.
The first technique was based on a structural similarity of the DAG and the binary par­
tition tree (BPT) which models the circuit partitioning in the hierarchical symbolic anal­
ysis of SCAPP. An easy to handle heuristic for minimizing the computational expense of 
multi-parameter sensitivity analysis was introduced by proposing the use of a maximally 
balanced BPT to derive the SOE.
Additionally it was shown that it is possible to calculate sensitivity by traversing 
the SOE in the opposite direction than the previous approaches. By this means, the 
sensitivities with respect to all circuit parameters can be derived in parallel.
An estimation for the computational complexity of the novel techniques was given. 
The MAPLE implementations of the sensitivity procedures were then applied to large 
scale circuits to investigate the efficiency of the new methods in comparison with previous 
approaches. The experimental results can be summarized as follows:
• balanced symbolic sensitivity analysis:
— speed-up compared to previous SOE sensitivity procedure: 1. . .  20. The speed­
up increases with circuit size.
— computational expense in dependence on n (number of circuit nodes): 0 ( n  log2 n).
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— applicable to both differential and large change sensitivity analysis and to para­
metric fault simulation.
— algorithmic requirements: technique is based on a symbolic SOE which has 
been generated using hierarchical partitioning.
• parallel symbolic sensitivity analysis:
— speed-up compared to previous SOE sensitivity procedure: 1. . .  70. The speed­
up increases with circuit size.
— computational expense in dependence on n: O(n).
— applicable to differential sensitivity analysis.
— no algorithmic requirement, the technique can be applied to any arbitrary SOE.
— the parallel procedure can be faster than the numerical adjoint approach. The 
effectivity of the parallel approach strongly depends on the structure of the 
nominal SOE (see conclusions of chapter 5).
These results show the efficiency of the new techniques. To the best knowledge of the 
author, both developed techniques are faster than any symbolic multi-parameter sensitivity 
method presented so far in the literature. Since the speed-up grows with circuit complexity, 
both methods hold promise for the application to today’s large scale analogue circuits. In 
combination with the symbolic simulator SCAPP, an automatic sensitivity analysis tool 
can be established.
Future research should investigate
• numerical stability: as a result of the compact nesting in the SOE inaccuracies may 
occur during numerical evaluation by the term cancellation phenomenon (terms with 
same symbols but opposite sign, see Chapter 4). There exist numerous SOE formats 
which have different nesting structures and consequently show different behaviour
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concerning term cancellation. An examination of the different SOE formats concern­
ing their numerical accuracy would therefore be useful1.
• further acceleration: this can achieved by examining different SOE generation pro­
cedures. In the conclusions of chapter 5 it has been shown that the structure of 
the nominal SOE is essential for the performance of the parallel procedure. Since 
within the last years significant improvements in symbolic SOE analysis have been 
achieved, e.g. [138, 152], there is room for further improvement of SOE sensitivity 
analysis. A nominal SOE which has a minimal arithmetic operation count is a good 
candidate for additional reduction of the expense of the parallel SOE procedure [219]. 
However, a minimal nominal SOE is not necessarily the best solution for the parallel 
procedure, since different arithmetic operations in the nominal SOE cause different 
expense within the respective parallel sensitivity SOE. For example, divisions result 
in a high expense for edge weight calculation. Consequently, the number of divisions 
in the nominal SOE may be more significant than the number of multiplications. 
Altogether, the goal is to find a SOE which optimally fits the parallel sensitivity 
approach.
• extensions to non-linear circuits: symbolic analysis is primarily for simulating linear 
circuit behaviour in the frequency domain. In recent years however, symbolic tech­
niques have successfully been applied to speed-up highly iterative tasks in non-linear 
circuit simulation, e.g. fault diagnosis [128, 132], Even the first approaches to direct 
simulation of non-linear behaviour have been presented [131, 133]. These develop­
ments may allow the extension of the presented sensitivity techniques to non-linear 
analogue circuits in the future.
:No numerical inaccuracies were observed with the practical applications presented in this thesis.
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7.2.2 M odified  Q uantile A r ith m etic
Sensitivity analysis is useful to circuit optimization and to get a first insight into tolerance 
behaviour. To examine the effects of parameter variations in a more accurate manner, 
additional methods are required. In Chapter 6, the currently available tolerance analysis 
methods were reviewed and classified into worst-case and non-worst-case analysis, sam­
pling and non-sampling approaches. It was outlined that these techniques are either not 
accurate or very time consuming. Popular examples are the root-sum-square (RSS) and 
Monte Carlo method. The first one is fast but inaccurate. The second one is accurate 
under the condition that a lot of circuit simulations are performed which causes high com­
puting time requirements, especially for larger circuits. As a result, it is mostly impossible 
to apply the Monte Carlo method during the design process.
A tolerance analysis method was then proposed which provides a compromise with 
respect to sufficient accuracy on the one hand and low computational expense on the other 
hand. The developed method was based on Quantile Arithmetic (QA) which computes 
circuit tolerances using discretization of random variables. The main advantage of QA is 
that it runs approximately one order of magnitude faster than the Monte Carlo analysis. 
The various steps within QA were described in detail. By performing several experiments 
the following limitations of QA were found:
• the method is only accurate for yield prediction, if yield is in the region of 95%. 
In the case of low yield (< 90%) or very high yield (> 98%), QA is unacceptably 
inaccurate.
• the last step of QA, the reduction to a N -point variable, requires long computing 
time due to the expensive sorting process.
Both the limitations were then overcome by developing a novel Modified Quantile Arith­
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metic (MQA). Improved precision in all regions of predicted yield was achieved by defining 
realistic joint-distributions for random variables. Increased analysis speed was obtained 
by taking advantage of monotonic properties within the sorting process. Finally, MQA 
was combined with the SOE technique to provide an efficient automatic technique for 
symbolic tolerance analysis of large scale analogue circuits. MQA was implemented in 
MAPLE and applied to practical circuit examples. Comparisons with the performances 
of other tolerance analysis methods were accomplished. The experimental results can be 
summarized as follows:
• MQA runs approximately 2 times faster than QA and provides results of significantly 
higher accuracy in all regions of predicted yield.
• MQA is not as fast as RSS, but more accurate.
• MQA runs approximately 20 times faster than the Monte Carlo analysis and provides 
in most cases similar results.
• MQA can handle moderate parameter-performance non-linearities. However, it 
shows inaccuracies in the case of strong non-linearities, i.e. non-monotonic corre­
lations. The underlying reason is that the joint-distribution defined within MQA 
(but also QA) is only valid for monotonic correlations between random variables.
This summary shows that the development of MQA yielded a tolerance analysis with 
improved speed and accuracy compared to QA and a significant acceleration compared to 
Monte Carlo analysis.
To evaluate the practical applicability of MQA in the design process it is necessary to 
recall the following criteria for tolerance analysis methods:
1. precision
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2. measure for the precision and the involved error (e.g. statistical confidence of the 
result)
3. computation time
4. computing time in dependence of number of parameters
5. obtained information for tolerance optimization
With repect to the first and third criteria, the experimental results indicate that MQA 
achieves a sensible compromise concerning the two contrary requirements of high accuracy 
and low computational cost, especially compared to the Monte Carlo analysis which mostly 
needs unrealistic huge computing times. Additionally, the computing time of MQA is 
solely dependent on the number of SOE expressions. As a result, the computational 
expense of MQA doesn’t grow exponentially with the number of circuit parameters which 
was the killing factor for the application of previous deterministic sampling techniques like 
regionalization.
One drawback of the actual version of MQA, similarly as for other deterministic meth­
ods (e.g. RSS), is the missing measure of the statistical confidence of the obtained tolerance 
prediction. The main reason for the success of the Monte Carlo approach is that it directly 
provides this information. Furthermore, at the current status, MQA is merely a tolerance 
analysis approach and not a tolerance optimization method: techniques to optimize the 
tolerance behaviour of a circuit based on the MQA results need to be developed in future.
In the literature, techniques have been proposed to accelerate the Monte Carlo ap­
proach. One of the most significant approaches into this direction are hierarchical Monte 
Carlo methods. In [41], for example, the circuit is hierarchically decomposed and statisti­
cal behavioural models for the circuit blocks are generated. The tolerances of the circuit 
behaviour are then derived using behavioural simulation. The main advantage of such ap­
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proaches compared to MQA are their general applicability to linear and non-linear circuits. 
However, the price for the general applicability is the overhead related to the generation 
and characterization (both nominal and statistical behaviour) of the hierarchical models 
which requires a lot of manual effort. MQA provides here the advantage of a complete 
automatic procedure by applying the steps shown in Figure 6.14.
Based on this evaluation, to improve the applicability of MQA in the design process 
the following ideas may be helpful:
• the major source of inaccuracies within MQA are non-linear correlations between 
two SOE expressions. This has been explained with the active biquad circuit ex­
ample in Section 6.6.1. The ’’troublemaking” SOE expression in this example was 
jzriii =  Zj10 +  z\09 where the tolerance interval [qi,qi3] of the expression zno has 
its centre approximately at zero. As a result of the squaring of zno> z m  depends 
on zno in a strongly non-linear, i.e. in a non-monotonic, fashion. Since the MQA 
procedure actually considers only linear correlations between SOE expressions, this 
non-monotonic correlation between z m  and zno causes inaccuracies when both vari­
ables are statistically combined in MQA to calculate the pdf of a successor expression,
i.e. zx = zno 0 zni-  In several examples it has been observed that non-monotonic 
dependencies are the main contributions to inaccuracies of MQA. For this reason, a 
heuristic indication for the precision of the tolerances predicted by MQA is to mon­
itor whether quantile intervals of SOE expressions include zero and whether such 
variables are used in multiplications, divisions or squarings. If this is the case, there 
is a risk for precision and a warning signal can be given to the user.
• there exist a lot of different SOEs with different nesting structures. These differ­
ent SOE structures have different numbers of each specific arithmetic operation. If 
it is possible to choose a SOE such that the number of multiplications, divisions
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and squarings is diminished (perhaps at the cost of additional additions and sub­
tractions), the risk that strongly non-linear and non-monotonic correlations occur 
during MQA analysis is reduced. This may improve the accuracy of MQA.
• the limitation of MQA to linear correlations originates from the usage of a linear 
correlation coefficient to describe statistical dependencies. This linear correlation 
coefficient refers to a linear approximation of the dependencies between two statis­
tical variables (see Appendix A.l). One possible improvement would be to use a 
piece-wise linear approximation of dependencies between statistical variables within 
their respective tolerance region [qi^qu]. Then, it needs to be investigated how the 
procedure of Appendix A.l can be modified such that correlation coefficients of the 
different variables can be calculated when MQA proceeds successively from one SOE 
expression to the next.
• within the actual MQA version the complex variables are described by their real and 
imaginary part. An alternative is to use polar coordinates. In the case of a division 
for example, the actual version of MQA requires 9 intermediate real-valued variables 
to calculate the pdfs of the real and imaginary part of the result of the division. For 
each of the 9 intermediate variables a pdf needs to be determined by applying MQA 
from step 2 to step 4 according to Figure 6.2. Using polar coordinates, only two pdfs 
need to be derived (for the expressions r = r \ / r 2 and (j) = <t>i — fa)- This certainly 
increases speed, but in addition may increase accuracy of the final result.
• actually, whenever the tolerance interval of a variable contains the zero and the 
variable is used as divisor, the calculations are aborted. A possible extension is 
to calculate the pdf of the division in spite of this situation. To achieve as much 
accuracy as possible the number of discretization points of the respective variable in 
the area around zero can be increased.
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• having applied MQA to several circuit examples, it has been observed that the 
variances predicted by MQA show a tendency to be smaller than the respective ones 
predicted by Monte Carlo analysis. Though the difference is small (typically around 
5%, e.g. Figure 6.29), the inspection of several MQA results has proven this tendency 
in the average. The reason behind this situation lies in the reduction of a JV2-point 
variable to the respective A/’-point variable (MQA step 4): Let (Z{j,pij), i , j  = l . . . N
correspond to the N 2 unreduced probability peaks and (Zj,Pj), i = 1. . .  N  are the
respective reduced peaks where
1 N
=  ^  Pijziji (7-1)
1 3=1  
N
Pi = £  K r  (7-2)
3=1
For simplicity it is assumed that always N  peaks of the unreduced variable are com­
bined to one peak of the reduced variable. The variance of the unreduced probability 
variable is given by
a2 = ~  p)2Pij =  zijPij ~  P2, (7.3)
ij ij





where equations (7.1) and (7.2) have been used. The difference between the variances
of the statistical variable before and after the reduction is given as follows
/  (E z i j P n ) 2 \
£ Pi1 )
(7.5)A = °2-°?ei = Y ZijPv-
ij
= . . .  = £ A iPi, (7.6)
i
where
^L/{zij ) 2Pij 
A, =  1  s  ■ (7.7)
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Since A* > 0 Vz, it can be concluded that A > 0, or in other words, that cr2 > cr2ed. 
This property is inherent in the reduction process because the combination of neigh­
boured probability peaks to one representative peak always reduces variance. The 
straight forward way to minimize this effect is to increase the number of discretiza­
tion points N.  However, this can only be done at the cost of significantly increased 
computation time. A better idea is to monitor the loss in variance during the reduc­
tion process. After the reduction, the distances Z{ — fi Vz =  1. . .  AT, can be linearly 
scaled by the appropriate scaling factor to compensate for the loss of variance.
• Despite the development of an accelerated algorithm for sorting, this step is still 
the bottleneck. An idea for improvement is to do away with sorting completely and 
calculate the distribution of z =  u o v based on finding equi-value lines in the (u , v)- 
plane. This process can be supported by effective integral transforms (e.g. FFT for 
z — u + v or z = u — v).
It is planned in the near future to combine the developed sensitivity and tolerance analysis 
procedures with the SCAPP program to provide tool support for the analogue designers 
at Bosch.
LIST OF PUBLICATIONS 211
List of Publications
The research work of this thesis has resulted in the following publications:
1. C.-K. Ho, P. R. Shepherd, F. Eberhardt and W. Tenten, ‘Hierarchical Approach 
to Analogue Fault Diagnosis’, Proceedings 3rd IEEE International Mixed-Signal 
Testing Workshop, Seattle, pp. 25-30, 1997.
2. C.-K. Ho, P. R. Shepherd, W. Tenten and F. Eberhardt, ‘Improvements to Circuit 
Diagnosis through Hierarchical Modelling’, IEE Colloquium for Testing Mixed-Signal 
Circuits & Systems, 23rd October 1997, Savoy Place, London.
3. F. Eberhardt, W. Tenten, C.-K. Ho and P. Shepherd, ‘A Structural Approach to 
Hierarchical Tolerance Modelling of Analogue CMOS Integrated Circuits’, Proceed­
ings 4th IEEE International Mixed-Signal Testing Workshop, The Hague, p. 288-297, 
1998.
4. F. Eberhardt, W. Tenten and P. R. Shepherd, ‘Improvements in Hierarchical Sym­
bolic Tolerance & Sensitivity Analysis’, Electronics Letters, Vol. 35, No. 4, pp. 261- 
263, Feb. 1999.
5. F. Eberhardt, W. Tenten and P. R. Shepherd, ‘Symbolic Parametric Fault Simulation 
& Diagnosis of Large Scale Linear Analogue Circuits’, Proceedings 5th IEEE Inter­
national Mixed-Signal Testing Workshop, Vancouver, Canada, pp. 221-228, 1999.
6. F. Eberhardt, W. Tenten and P. R. Shepherd, ‘Parallel Symbolic Sensitivity Analysis 
of Large-Scale Analogue Circuits’, submitted to IEEE Transactions on Circuits and 
Systems.
7. F. Eberhardt, W. Tenten and P. R. Shepherd, ‘Symbolic Tolerance Analysis of Large 
Scale Analogue Circuits’, to be submitted to IEE Proceedings Circuits Devices Sys­
tems.
A ppendix A
Quantile A rithm etic
A .l Correlations between QSOE Expressions
Let x i , . . . ,  xnx be statistical independent variables (not necessarily the circuit param­
eters) with standard deviations cri,. . .  , ctnx - Let the QSOE expressions be functions of 
these variables
zv = zv(x v = \ . . .m .  (A.l)
Furthermore, the covariance of two discretized variables Ui and Vj with joint-pdf Pij is
defined by
cov(u,v) = ^ 2 Pij(ui -  u)(vj -  v). (A.2)
hi
The covariances of the expressions zv and the variables X{ are stored in a covariance matrix 
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During the calculation of z\  =  zv o z^ in QA, the row corresponding to the covariances 
with respect to z \  is determined using
dz\i \ dzxcov{zx ,Xi) = UZy  c o \ { z u , X i )  + CO y ( z l i1X i ) i i = l . . . N X - (A.4)
Z v  ,Z f i
where the partial derivatives are taken at the mean values z[7 and ~z^ . In the case of non­
linear dependencies between the expressions, equation (A.4) is only an approximation. 
The correlation coefficient p utlL of the QSOE expressions zv and is calculated using 
previous entries of the covariance matrix:
Pun








< = CO v(zM,^ ) .
(A.5)
Further details and proofs of the relations (A.4) and (A.5) are given in [183].
A .2 Combination of Neighboured Probability Peaks
In this section, the sorted sequence of N 2 probability peaks (z'{, P[) is reduced to a accord­
ing sequence of N  probability peaks (Zi, Pi), i — 1. . .  N.  This is achieved by combining 
neighboured peaks of the original (z'{, Pi)-sequence as follows. Firstly, the respective pcf
Pcum{Z) is generated by adding up the probability peaks P[:
L
Pcum{Z) = where z'L < Z  < z'L+i. (A.6)
i=i
Pcum{Z) bas the shape of a step function as illustrated in Figure A.l. The reduced pdf Pj, 
t =  1. . .  IV, can be derived from the pcf Pcum(Z) as follows. The function Pcum(Z) intersect 
the probabilities Wi at the quantiles qi, thereby dividing the Z-axis into N intervals:
[ - 0 0 , 9 1 ], [9 1 , 9 2 ], [92,93], ••• , [9 w-l,oo]. (A.7)












P (Z i )
Figure A.l: Combination of probability peaks {z[,P[) according [211]
a) pcf Pcum(Z)
b) reduced discrete pdf P(Zi) =  Pi
Within the a-th interval there lies a set of probability peaks (z'k.,P'k.),ki = 1 ... Ki. For 
example, the peaks {z^P^) and (z3,P3) are located within the interval ( — o o , q \ )
according to Figure A .l. The set of probability peaks (z'k., .), k{ =  1 . . .K i,  is now
represented by a single peak (Zi,Pi) where Pi =  W{ — Wi-\. A sensible choice for the 
position Zi of this single peak is the mean value of the contributing peaks (z'k.,P'k.)'.
Ki
(A.8)
1 ki = 1
The question is how to handle the peaks (z'^P[) which lie directly on an interval limit 
qi. To solve this problem a peak-splitting procedure has been proposed in [211]. This 
procedure is explained with help of the peak (z'3, P3) according Figure A .l. This peak lies 
on the interval limit q\ and causes the pcf PCUm{Z) to intersect the probabilities w\ and
APPENDIX A. QUANTILE ARITHM ETIC  215
W2 - These probabilities divide the peak ( z 3 , P 3 ) into 3 partial peaks which have all the 
same position z 3 :
( 4 , Pi) — y (4 ,P i(  1)), (z'3,Pi(2)), (z'3,Pi(3)) (A.9)
Pi =  £ 3 (1 ) +  £ 3 (2 ) +  P)(3).
The first partial peak P ^ l)  is assigned to the first interval [—0 0 , <71] to complement the
respective peak sum:
P 1 = w l - w 0 =  P[ +  P '2 +  P§(1). (A.10)
Consequently, the partial peak ( z 3 , P 3 ( l ) )  is taken into account for the mean value deter­
mination of Z\  according to equation (A.8 ). The second partial peak P 3 { 2 )  has the value 
P 2  =  W 2  — w\  and forms directly the new peak (^2 ,^ 2 ) with Z 2  =  <72• The respective 
interval [q\, <72] is degenerated to the point q\ =  q2 - The remainder of the peak ( z 3 , P 3 ) ,  the 
third partial peak ( z 3 , P 3 ( 3 ) ) ,  is assigned to the interval [<72><73] and is taken into account 
in the mean value determination of Z 3 of the peak (£ 3 ^ 3 ).
A .3 Derivation of P d f Equations
In this section, the conditions for the pdfs P a  and P p  are derived. The starting point are 
the original conditions (eq. 6.40) for the pdfs P i j , P u { i ) and P v ( j ). Using equation (6.43) 
within (6.40), the first result term becomes
Pu(i) =  =  (ATI)
j  j
By using a ( i , j )  =  i — j  and /3{i ,j) =  i +  j  (eq. 6.42) and changing notation 
p a(i,j)=i-j -> P a ( i -  j ), Pp(i,j)=i+j - + p p ( i  +  j ) ,  this term becomes
P„(i) =  £  P°( i  -  3) - P p ( i +  3)- (A.12)
j
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Let j '  =  j  +  i be the new summing index. Then
Pu(i) =  ' £ P a ( 2 i - j ' ) - p p ( f )
r (A.13)
=  ( P o t  *  P(3) (2z).
with the symbol ” *” for discrete convolution. Similarly, the second result term from equa­
tion set (6.40) becomes
P v(j)  =  ^ 2  Pi3 =
i i
=  ^ 2  Pa{i ~  j )  • Pp{i  +  j )  =  ^ 2  -  2-?) ■ p p^') with i' =  i +  j
i v (A. 14)
-  ^ 2 p a W  -  i') • Pp(i') with p a{k) =  P a ( - k )
i'
=  ( P a * P 0 ){2 j ) ,
The third equation of (6.40) states
Y^Pij(ui ~ u ) { v j  -  v)
Puv =   ---------------------------  (A.15)
Assuming that the discretization points of u and v  are almost equidistant1 the following 
interpolation is valid
ui «  u +  iA u  — i A u , vj  «  v 4- j A v  — j A v ,  (A.16)
where A u, A v  are the lengths of the discretization intervals and i, j  are the mean values
of the indices i and j  respectively. Then, equation (A. 15) becomes





where the relation ^  ^  has been used. Now, the summing process is written in terms
of the indices a  and /?. This is achieved by using i =  +  (^3 and j  =  — +  \f3 (eq.
xThe discretization (step 1 of QA, Section 6.2.1) is accomplished in such a way that the discretization 
intervals are almost equidistant.
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6.42) and applying the relations and af  =  |(cr^, +  <j|):
Puv =  ~2 ^ 2 /P a P p  [
* a,0 \
a  +  (3 a  +  (3\ ((3 — a  (3 — a
2 2 M  2 2y p \  / \
* < x,P
— o i
° 2p +  ° l '
(A.18)
A.4 Solution of P d f Equations
In this section, the pdf equations
Pu(i) =  (Pa *Pn)(2i),  (A.19)
PvU)  =  ( P s * P 0 ){2j),  (A.20)
Puv =  % r ^ j ,  (A.21)
aB +  ° l
are solved to find Pa and Pp for given Pu{i), Pv{ j ) and puv. According Section 6.2.1, 
all random variables are described by the same set of probability peaks ( P i , . . . ,  Pjv)- 
Consequently Pu(i) and Pv ( j ) are of the form
Pu(i) =  Pv (i) =  Pi, (A.22)
where Pj is a discretized normal pdf according to equation (6.23). Since the convolution
of two normal pdfs results again in a normal pdf, equations (A.19) and (A.20) can
be solved by choosing Pa and Pp as normal pdfs. A normal pdf is completely defined by 
specifying its mean value and standard deviation. In terms of a, (3, o a and ap, the pdf 
equations become
i =  \ « + \ p  (A-23)
7 = (A-24)
of  =  \ ( o 2a+o]\)  (A.25)
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=  7  (a l  +  ap)(=<7i)  (A -26)
G o  — G ,
Puv =  (A-27)°p +  o l
These equation are to be solved for the mean values (a, (3) and for the standard deviations
(cjq, ap). To simplify, the indices i and j  will be translated in such a way that i =  j  =  0.
Then, equations (A.23) to (A.27) are solved by
a  =  0, (A.28)
0  =  0, (A.29)
Ga — Gi \J^ (1 Puv)i (A.30)
Op =  G i^ 2 (l  +  puv)- (A.31)
A.5 Discretization Error Considerations
In the case of puv «  1 the normal pdf Pa becomes very narrow since
G a  =  G {a/2(1 — puv). As the sampling points a  =  —N , —N  +  1 , . . . ,  N  have a constant 
distance of 1 the pdf Pa cannot be sampled sufficiently accurate in such a situation. The 
consequence can be clarified by distinguishing between the target standard deviation of a 
normal pdf which is Gt =  Oiy/2 ( l  — puv) in the above case, and the real standard deviation 
G r  which is realized by the discretized normal pdf:
i N i N
1  ^ — V o _ 2  /  . *T\ O  1  --------
'r =  M  . z-'„ ” Mar = — e ^  ( * -  *)2 =  m T , e ^  *2 ( A -3 2 )i = —N i = - N
N _ »2
with M  =  ^ 2  e (A.33)
i = - N
where i =  0 has been used. For a narrow pdf (Gt <  1) the real standard deviation Gr is 
plotted versus Gt in Figure A.2. Obviously, the real standard deviation differs from the 
target standard deviation (<jr <  Gt) because of the discretization. Mathematically, the 
situation can be explained as follows. For Gt -C 1 only the contributions of the terms with
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sigma_real
1- -
0 . 6 -
0 . 4 -
0 . 2  -
sigma_target
Figure A.2: Real standard deviation ar versus target standard deviation at 
solid line: oy calculated from discrete normal pdf (eq. A.32) 
dotted line: oy =  oy (ideal situation)
i = —1,0,1 are significant in the summing in equations (A.32) and (A.33). All other terms 
can be neglected because of the strong damping of the exponential factor. Consequently, 
equations (A.32) and (A.33) can be approximated by
1 1 -  i2
oy «  —  ^2  e i2 f°r 0* 1 (A.34)
i= - 1
1 _ i2
with M  «  ^  e (A.35)
i= - 1
which can be simplified to
2
ar «  —i  for at <£ 1 (A.36)
+ 2
The quality of the approximation is illustrated in Figure A.3. The approximation is good 
for at < 0.6. On the other hand side, it can be seen from Figure A.2 that ar ~  at for 
at > 0.6. Consequently, a good approximation for ar for the whole value range of at is
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sigma_real
1-
0 . 4 -
0 . 2 -
s i g m a _ t a r g e t
Figure A.3: Quality of approximation formula (A.36),
solid line: ay calculated from equation (A.32)
dotted line: aT calculated using approximation formula (A.36)
This approximation can now be used to apply a correction at — > a[ such that the real 
standard deviation becomes identical to the wished target value ay = at. Solving equation 
(A.37) for at yields
: oy <  0.6
=  i \/ 2ln( ^ ' 2 > " (A-38)
[ ar : oy >  0.6
This formula says how to choose at to achieve a required ar. Consequently, changing on
the left hand side of equation (A.38) notation at — > a't and applying the requirement 
ar = at on the right hand side yields
1 : at <  0.6
\ / 21n(^ r 2) (A.39)
at : at > 0.6
In MQA, formula (A.39) has been implemented to correct for discretization errors in case 
of narrow pdfs Pa and Pp. In all tested cases, a good agreement of the crr and at has been 
achieved which allows the correct treatment of highly correlated variables in MQA.
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